Constructive Computer Architecture

Sequential Circuits - 2

Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology

September 10, 2014

Content

- So far we have seen modules with methods which are called by rules outside the body.
- Now we will see examples where a module may also contain rules
 - gcd
- A common way to implement large combinational circuits is by folding where registers hold the state from one iteration to the next
 - Implementing imperative loops
 - Mutliplication

GCD module

Euclidean Algorithm

Reg#(Bit#(32)) x <- mkReg(0);</pre> Reg#(Bit#(32)) y <- mkReg(0);</pre> rule gcd; A rule inside a module if (x > y) begin may execute anytime $x \leq x - y;$ end else if (x != 0) begin If x is 0 then the rule $x \ll v; v \ll x;$ has no effect end endrule **method Action** start(Bit#(32) a, Bit#(32) b); x <= a; y <= b; endmethod method Bit#(32) result; return y; endmethod method Bool resultRdy; return x == 0; endmethod method Bool busy; return x != 0; endmethod

Start method should be called only if busy is False.
The result is available only when resultRdy is True.

September 10, 2014



September 10, 2014

http://csg.csail.mit.edu/6.175

L04-4

Expressing a loop using registers



We need two registers to hold s and i values from one iteration to the next. These registers are initialized when the computation starts and updated every cycle until the computation terminates

sel = start
en = start | notDone

Expressing a loop in BSV

When a rule executes:

- all the registers are read at the beginning of a clock cycle
- computations to evaluate the next value of the registers are performed
- Registers that need to be updated are updated at the end of the clock cycle
- Muxes are need to initialize the registers



Multiplication by repeated addition



Combinational 32-bit multiply

function Bit#(64) mul32(Bit#(32) a, Bit#(32) b); Bit#(32) tp = 0;Bit#(32) prod = 0;**for**(Integer i = 0; i < 32; i = i+1) Combinational begin circuit uses 31 Bit#(32) m = (a[i]==0)? 0 : b;add32 circuits Bit#(33) sum = add32(m, tp, 0);prod[i:i] = sum[0]; = sum[32:1];tp end return {tp,prod}; endfunction

We can reuse the same add32 circuit if we store the partial results in a *register*

September 10, 2014

Design issues with combinational multiply

- Lot of hardware
 - 32-bit multiply uses 31 add32 circuits
- Long chains of gates
 - 32-bit ripple carry adder has a 31-long chain of gates
 - 32-bit multiply has 31 ripple carry adders in sequence! Total delay ?
 2(n-1) FAs?

The speed of a combinational circuit is determined by its longest input-to-output path

Can we do better?

September 10, 2014

http://csg.csail.mit.edu/6.175

L04-9

Yes - Sequential Circuits;

Circuits with state

Multiply using registers

```
function Bit#(64) mul32(Bit#(32) a, Bit#(32) b);
 Bit#(32) prod = 0;
  Bit#(32) tp = 0;
  for(Integer i = 0; i < 32; i = i+1)
 begin
     Bit#(32) m = (a[i]==0)? 0 : b;
     Bit#(33) sum = add32(m, tp, 0);
     prod[i:i] = sum[0];
                                     Combinational
     tp = sum[32:1];
                                     version
  end
  return {tp,prod};
endfunction
```

Need registers to hold a, b, tp, prod and i

Update the registers every cycle until we are done

Sequential Circuit for Multiply

Reg#(Bit#(32)) a <- mkRegU(); Reg#(Bit#(32)) b <- mkRegU(); Reg#(Bit#(32)) prod <-mkRegU(); Reg#(Bit#(32)) tp <- mkReg(0); Reg#(Bit#(6)) i <- mkReg(32);</pre>



rule mulStep if (i < 32);</pre> Bit#(32) m = (a[i]==0)? 0 : ba rule to Bit#(33) sum = add32(m, tp, 0);describe prod[i] <= sum[0];</pre> the tp <= sum[32:1]; dynamic i <= i+1; behavior endrule similar to the So that the rule has loop body in the no effect until i is set combinational to some other value version http://csg.csail.mit.edu/6.175 L04-11 September 10, 2014

Dynamic selection requires a mux



Replacing repeated selections by shifts

Reg#(Bit#(32)) a <- mkRegU(); Reg#(Bit#(32)) b <- mkRegU(); Reg#(Bit#(32)) prod <-mkRegU(); Reg#(Bit#(32)) tp <- mkReg(0); Reg#(Bit#(6)) i <- mkReg(32);</pre>

rule mulStep if (i < 32); Bit#(32) m = (a[0]==0)? 0 : b; a <= a >> 1; Bit#(33) sum = add32(m,tp,0); prod <= {sum[0], prod[31:1]}; tp <= sum[32:1]; i <= i+1; endrule

September 10, 2014

Circuit for Sequential Multiply



September 10, 2014

http://csg.csail.mit.edu/6.175

L04-14

Circuit analysis

- Number of add32 circuits has been reduced from 31 to one, though some registers and muxes have been added
- The longest combinational path has been reduced from 62 FAs to to one add32 plus a few muxes
- The sequential circuit will take 31 clock cycles to compute an answer

Observations

These programs are not very complex and yet it would have been tedious to express these programs in a state table or as a circuit directly

 BSV method calls are not available in Verilog/VHDL, and thus such programs sometimes require tedious programming

 Even the meaning of double-write errors is not standardized across tool implementations in Verilog

September 10, 2014



September 10, 2014

http://csg.csail.mit.edu/6.175

L04-17