Constructive Computer Architecture:

Non-Pipelined and Pipelined Processors

Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology

October 1, 2014



Coprocessor Registers

- MIPS allows extra sets of 32-registers each to support system calls, floating point, debugging etc. These registers are known as coprocessor registers
 - The registers in the nth set are written and read using instructions MTCn and MFCn, respectively
 - Set 0 is used to get the results of program execution (Pass/Fail), the number of instructions executed and the cycle counts
 - Type FullIndx is used to refer to the normal registers plus the coprocessor set 0 registers
 - function validRegValue(FullIndx r) returns index of r

```
typedef Bit#(5) RIndx;
typedef enum {Normal, CopReg} RegType deriving (Bits, Eq);
typedef struct {RegType regType; RIndx idx; } FullIndx;
deriving (Bits, Eq);
```

Code with coprocessor calls

let copVal = cop.rd(validRegValue(dInst.src1));
let eInst = exec(dInst, rVal1, rVal2, pc, copVal);

pass coprocessor register values to execute MFCO

cop.wr(eInst.dst, eInst.data);

write coprocessor registers (MTCO) and indicate the completion of an instruction

We did not show these lines in our processor to avoid cluttering the slides

October 1, 2014

Single-Cycle SMIPS: *Clock Speed*



 $t_{Clock} > t_{M} + t_{DEC} + t_{RF} + t_{ALU} + t_{M} + t_{WB}$

We can improve the clock speed if we execute each instruction in two clock cycles $t_{Clock} > max \{t_{M}, (t_{DEC} + t_{RF} + t_{ALU} + t_{M} + t_{WB})\}$ However, this may not improve the performance because each instruction will now take two cycles to execute October 1, 2014 http://csg.csail.mit.edu/6.175

Structural Hazards

- Sometimes multicycle implementations are necessary because of resource conflicts, aka, structural hazards
 - Princeton style architectures use the same memory for instruction and data and consequently, require at least two cycles to execute Load/Store instructions
 - If the register file supported less than 2 reads and one write concurrently then most instructions would take more than one cycle to execute

 Usually extra registers are required to hold values between cycles



October 1, 2014

http://csg.csail.mit.edu/6.175

L10-7

Two-Cycle SMIPS

```
module mkProc(Proc);
Reg#(Addr) pc <- mkRegU;
RFile rf <- mkRFile;
IMemory iMem <- mkIMemory;
DMemory dMem <- mkDMemory;
Reg#(Data) f2d <- mkRegU;
Reg#(State) state <- mkReg(Fetch);</pre>
```

```
rule doFetch (state == Fetch);
    let inst = iMem.req(pc);
    f2d <= inst;
    state <= Execute;
endrule</pre>
```

Two-Cycle SMIPS

rule doExecute(stage==Execute); let inst = f2d; let dInst = decode(inst); let rVal1 = rf.rd1(validRegValue(dInst.src1)); let rVal2 = rf.rd2(validRegValue(dInst.src2)); **let** eInst = exec(dInst, rVal1, rVal2, pc); if(eInst.iType == Ld) eInst.data <- dMem.reg(MemReg{op: Ld, addr: eInst.addr, data: ?}); **else if**(eInst.iType == St) let d <- dMem.req(MemReq{op: St, addr:</pre> eInst.addr, data: eInst.data}); if (isValid(eInst.dst)) rf.wr(validRegValue(eInst.dst), eInst.data); pc <= eInst.brTaken ? eInst.addr : pc + 4;</pre> state <= Fetch;</pre> no change from single-cycle endrule endmodule

October 1, 2014

http://csg.csail.mit.edu/6.175

L10-9





Pipeline execution of instructions to increase the throughput

October 1, 2014

Problems in Instruction pipelining



- Control hazard: Inst_{i+1} is not known until Inst_i is at least decoded. So which instruction should be fetched?
- Structural hazard: Two instructions in the pipeline may require the same resource at the same time, e.g., contention for memory
- Data hazard: Inst_i may affect the state of the machine (pc, rf, dMem) Inst_{i+1}must be fully cognizant of this change none of these hazards were present in the FFT pipeline

October 1, 2014

Arithmetic versus Instruction pipelining

 The data items in an arithmetic pipeline, e.g., FFT, are independent of each other



The entities in an instruction pipeline affect each other

- This causes pipeline stalls or requires other fancy tricks to avoid stalls
- Processor pipelines are significantly more complicated than arithmetic pipelines

October 1, 2014

The power of computers comes from the fact that the instructions in a program are *not* independent of each other

 \Rightarrow must deal with hazard

October 1, 2014

http://csg.csail.mit.edu/6.175

L10-13

Control Hazards



- Inst_{i+1} is not known until Inst_i is at least decoded. So which instruction should be fetched?
- General solution speculate, i.e., predict the next instruction address
 - requires the next-instruction-address prediction machinery; can be as simple as pc+4
 - prediction machinery is usually elaborate because it dynamically learns from the past behavior of the program
- What if speculation goes wrong?
 - machinery to kill the wrong-path instructions, restore the correct processor state and restart the execution at the correct pc

October 1, 2014

Two-stage Pipelined SMIPS



October 1, 2014

Pipelining Two-Cycle SMIPS – singlerule

