Constructive Computer Architecture:

Branch Prediction: Direction Predictors

Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology

October 27, 2014

# Multiple Predictors: BTB + Branch Direction Predictors



Suppose we maintain a table of how a particular Br has resolved before. At the decode stage we can consult this table to check if the incoming (pc, ppc) pair matches our prediction. If not redirect the pc

L16-2

October 27, 2014

## **Branch Prediction Bits**

Remember how the branch was resolved previously

- Assume 2 BP bits per instruction
- Use saturating counter



Direction prediction changes only after two successive bad predictions

October 27, 2014

# Two-bit versus one-bit Branch prediction

- Consider the branch instruction needed to implement a loop
  - with one bit, the prediction will always be set incorrectly on loop exit
  - with two bits the prediction will not change on loop exit

A little bit of hysteresis is good in changing predictions





At the Decode stage, if the instruction is a branch then BHT is consulted using the pc; if BHT shows a different prediction than the incoming ppc, Fetch is redirected

Taken/¬Taken?

4K-entry BHT, 2 bits/entry, ~80-90% correct direction predictions

#### Exploiting Spatial Correlation Yeh and Patt, 1992

if (x[i] < 7) then y += 1; if (x[i] < 5) then c -= 4;

If first condition is false then so is second condition

History register, H, records the direction of the last N branches executed by the processor and the predictor uses this information to predict the resolution of the next branch

October 27, 2014

### **Two-Level Branch Predictor**

Pentium Pro uses the result from the last two branches to select one of the four sets of BHT bits ( $\sim$ 95% correct)



October 27, 2014

# Where does BHT fit in the processor pipeline?

BHT can only be used after instruction decode

We still need the next instruction address predictor (e.g., BTB) at the fetch stage

Predictor training: On a pc misprediction, information about redirecting the pc has to be passed to the fetch stage. However for training the branch predictors information has to be passed even when there is no misprediction

# Multiple predictors in a pipeline

- At each stage we need to take two decisions:
  - Whether the current instruction is a wrong path instruction. Requires looking at epochs
  - Whether the prediction (ppc) following the current instruction is good or not. Requires consulting the prediction data structure (BTB, BHT, ...)
- Fetch stage must correct the pc unless the redirection comes from a known wrong path instruction
- Redirections from Execute stage are always correct, i.e., cannot come from wrong path instructions

# Dropping or poisoning an instruction

- Once an instruction is determined to be on the wrong path, the instruction is either dropped or poisoned
- Drop: If the wrong path instruction has not modified any book keeping structures (e.g., Scoreboard) then it is simply removed
- Poison: If the wrong path instruction has modified book keeping structures then it is poisoned and passed down for book keeping reasons (say, to remove it from the scoreboard)

Subsequent stages know not to update any architectural state for a poisoned instruction



#### At Execute:

- (correct pc?) if (epoch!=eEpoch) then mark instruction as poisoned
- (correct ppc?) if (correct pc) & mispred then change eEpoch
- For every control instruction send <pc, newPc, taken, mispred, ...> to Fetch for training and redirection

#### At Fetch:

- msg from execute: train BTB with <pc, newPc, taken, mispred>
- if msg from execute indicates misprediction then set pc, change fEpoch

#### 2-Stage-DH pipeline doExecute rule

```
rule doExecute;
         let x = d2e.first;
         let dInst = x.dInst; let pc = x.pc;
         let ppc = x.ppc; let epoch = x.epoch;
         let rVal1 = x.rVal1; let rVal2 = x.rVal2;
         if(epoch == eEpoch) begin
            let eInst = exec(dInst, rVal1, rVal2, pc, ppc);
            if (eInst.iType == Ld) eInst.data <-
              dMem.req(MemReq{op:Ld, addr:eInst.addr, data:?});
           else if (eInst.iType == St) let d <+
              dMem.req(MemReq{op:St, addr:eInst.addr, data:eInst.data});
            if (isValid(eInst.dst))
              rf.wr(validRegValue(eInst.dst), eInst.data);
           if(eInst.mispredict) eEpoch <= !eEpoch;</pre>
            if(eInst.iType == J || eInst.iType == Jr || eInst.iType == Br)
              redirect.eng(Redirect{pc: pc, nextPc: eInst.addr,
                  taken: eInst.brTaken, mispredict: eInst.mispredict,
                  brType: eInst.iType});
                                          Information about branch
         d2e.deq; sb.remove;
                                          resolution is sent for all branches
     endrule
                                          to train predictors
                             http://csg.csail.mit.edu/6.175
October 27, 2014
                                                                        L16-12
```

```
2-Stage-DH pipeline
doFetch rule
                                                   update btb but
                                                   change pc only
rule doFetch;
                                                   on a mispredict
    let inst = iMem.reg(pc);
    if (redirect.notEmpty) begin
      btb.update(redirect.first); redirect.deq; end
       if(redirect.notEmpty && redirect.first.mispredict)
         begin pc <= redirect.first.ppc; fEpoch <= !fEpoch; end</pre>
    else begin
      let ppc = btb.predPc(pc); let dInst = decode(inst);
      let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2);
      if(!stall)
                                            begin
         let rVal1 = rf.rd1(validRegValue(dInst.src1));
         let rVal2 = rf.rd2(validRegValue(dInst.src2));
         d2e.eng(Decode2Execute{pc: pc, nextPC: ppc,
              dlinst: dlnst, epoch: fEpoch,
              rVal1: rVal1, rVal2: rVal2});
         sb.insert(dInst.rDst); pc <= ppc; end</pre>
         end
endrule
```

# N-Stage pipeline: Two predictors



- Both Decode and Execute can redirect the PC; Execute redirect should never be overruled
- We will use separate epochs for each redirecting stage
  - feEpoch and deEpoch are estimates of eEpoch at Fetch and Decode, respectively. deEpoch is updated by the incoming eEpoch
  - fdEpoch is Fetch's estimates of dEpoch
  - Initially set all epochs to 0
- Execute stage logic does not change

October 27, 2014



http://csg.csail.mit.edu/6.175

### N-Stage pipeline: Two predictors Redirection logic



- (correct ppc?) if (correct pc) & mispred then change eEp;
- For every non-poisoned control instruction send <pc, newPc, taken, mispred, ... > to Fetch for training and redirection
- At fetch:
  - msg from execute: train btb & if (mispred) set pc, change feEp,
  - msg from decode: if (no redirect message from Execute)

if (ideEp=feEp) then set pc, change fdEp to idEp

At decode: ...

make sure that the msg from Decode is not from

October 27, 2014

http://csg.csail.mit.edu/6.175 a wrong path instruction

L16-16

### now some coding ...

- 4-stage pipeline (F, D&R, E&M, W)
- Direction predictor training is incompletely specified

You will explore the effect of predictor training in the lab

#### 4-Stage pipeline with Branch Prediction

#### module mkProc(Proc);

Reg#(Addr) pc <- mkRegU; RFile rf <- mkBypassRFile;</pre> IMemory iMem <- mkIMemory;</pre> DMemory dMem <- mkDMemory; Fifo#(1, Decode2Execute) d2e <- mkPipelineFifo;</pre> Fifo#(1, Exec2Commit) e2c <- mkPipelineFifo;</pre> Scoreboard#(2) sb <- mkPipelineScoreboard;</pre> Reg#(Bool) feEp <- mkReg(False);</pre> Reg#(Bool) fdEp <- mkReg(False);</pre> Reg#(Bool) dEp <- mkReg(False);</pre> Reg#(Bool) deEp <- mkReg(False);</pre> Reg#(Bool) eEp <- mkReg(False);</pre> Fifo#(ExecRedirect) redirect <- mkBypassFifo;</pre> Fifo#(DecRedirect) decRedirect <- mkBypassFifo;</pre> NextAddrPred#(16) btb <- mkBTB;</pre> DirPred#(1024) dirPred <- mkBHT;</pre>

## 4-Stage-BP pipeline Fetch rule: multiple predictors

```
rule doFetch;
    let inst = iMem.reg(pc);
    if(redirect.notEmpty)
       begin redirect.deq; btb.update(redirect.first); end
    if(redirect.notEmpty && redirect.first.mispredict)
       begin pc <= redirect.first.nextPc; feEp <= !feEp; end
    else if (decRedirect.notEmpty) begin
           if(decRedirect.first.eEp == feEp)
                                                           begin
           fdEp <= !fdEp; pc <= decRedirect.first.nextPc; end
         decRedirect.deq;
                                 end;
    else begin
      let ppc = btb.predPc(pc);
      f2d.enq(Fetch2Decoode{pc: pc, ppc: ppc, inst: inst,
                           eEp: feEp, dEp: fdEp});
      end
    endrule
                  Not enough information is being passed from
                  Fetch to Decode to train BHT - lab problem
```

October 27, 2014

# 4-Stage-BP pipeline Decode&RegRead Action

```
function Action decAndRegFetch (DInst dInst, Addr pc, Addr ppc,
                                                        Bool eEp);
action
     let stall = sb.search1(dInst.src1) | sb.search2(dInst.src2);
     if(!stall)
     begin
         let rVal1 = rf.rd1(validRegValue(dInst.src1));
         let rVal2 = rf.rd2(validRegValue(dInst.src2));
         d2e.eng(Decode2Execute{pc: pc, ppc: ppc,
              dInst: dInst, epoch: eEp,
              rVal1: rVal1, rVal2: rVal2});
         sb.insert(dInst.rDst);
      end
endaction
endfunction
```

# 4-Stage-BP pipeline Decode&RegRead rule

```
rule doDecode;
       let x = f2d.first; let inst = x.inst; let pc = x.pc;
       let ppc = x.ppc; let idEp = x.dEp; let ieEp = x.eEp;
       let dInst = decode(inst);
       let nextPc = dirPrec.predAddr(pc, dInst);
       if(ieEp != deEp) begin // change Decode's epochs and
                               // continue normal instruction execution
           deEp <= ieEp; let newdEp = idEp;</pre>
           decAndRegRead(inst, pc, nextPc, ieEp);
           if(ppc != nextPc) begin newdEp = !newdEp;
                 decRedirect.enq(DecRedirect{pc: pc,
                                     nextPc: nextPc, eEp: ieEp}); end
           dEp <= newdEp end
       else if (idEp == dEp) begin
           decAndRegRead(inst, pc, nextPc, ieEp);
           if(ppc != nextPc)
                                                                begin
             dEp <= !dEp; decRedirect.eng(DecRedirect{pc: pc,
                                   newPc: newPc, eEp: ieEp}); end
                             end // if idEp!=dEp then drop, ie, no action
        f2d.deq;
                                     BHT update is missing-lab problem
     endrule
                            http://csg.csail.mit.edu/6.175
October 27, 2014
                                                                        L16-21
```

# 4-Stage-BP pipeline Execute rule: predictor training

```
rule doExecute;
   let x = d2e.first;
   let dInst = x.dInst; let pc = x.pc;
   let ppc = x.ppc; let epoch = x.epoch;
   let rVal1 = x.rVal1; let rVal2 = x.rVal2;
   if(epoch == eEpoch)
                            begin
      let eInst = exec(dInst, rVal1, rVal2, pc, ppc);
     if (eInst.iType == Ld) eInst.data <-
       dMem.req(MemReq{op:Ld, addr:eInst.addr, data:?});
     else if (eInst.iType == St) let d <+
       dMem.reg(MemReg{op:St, addr:eInst.addr, data:eInst.data});
     e2c.eng(Exec2Commit{dst:eInst.dst, data:eInst.data});
      if(eInst.mispredict) eEpoch <= !eEpoch
     if(eInst.iType == J || eInst.iType == Jr || eInst.iType == Br)
       redirect.eng(Redirect{pc: pc, nextPc: eInst.addr,
           taken: eInst.brTaken, mispredict: eInst.mispredict,
           brType: eInst.iType}); end
   else e2c.eng(Exec2Commit{dst:Invalid, data:?});
   d2e.deq;
endrule
```

### 4-Stage-BP pipeline Commit rule

rule doCommit; let dst = eInst.first.dst; let data = eInst.first.data; if(isValid(dst)) rf.wr(tuple2(validValue(dst), data); e2c.deq; sb.remove; endrule

# Uses of Jump Register (JR)

- Switch statements (jump to address of matching case)
  - BTB works well if the same case is used repeatedly
- Dynamic function call (jump to run-time function address)
  - BTB works well if the same function is usually called, (e.g., in C++ programming, when objects have same type in virtual function call)
- Subroutine returns (jump to return address)
  - BTB works well if return is usually to the same place

However, often one function is called from many distinct call sites!

How well does BTB or BHT work for each of these cases?

### Subroutine Return Stack

A small structure to accelerate JR for subroutine returns is typically much more accurate than BTBs

*Push call address when function call executed* 

> pc of fd call pc of fc call pc of fb call

fa() { fb(); }
fb() { fc(); }
fc() { fd(); }

*Pop return address when subroutine return decoded* 

> k entries (typically k=8-16)

# Multiple Predictors: BTB + BHT + Ret Predictors



One of the PowerPCs has all the three predictors

- Performance analysis is quite difficult depends upon the sizes of various tables and program behavior
- Correctness: The system must work even if every prediction is wrong

October 27, 2014