Constructive Computer Architecture Tutorial 6: Five Details of SMIPS Implementations

Andy Wright 6.S195 TA


October 7, 2013

Introduction

Lab 6 involves creating a 6 stage pipelined SMIPS processor from a 2 stage pipeline This requires a lot of attention to architectural details of the processor, especially at the points of interaction between the stages. This tutorial will cover some details of the SMIPS architecture that will be

useful for the current and future labs

6 stage SMIPS pipeline



October 7, 2013

5 Details

Processor State
Poisoning Instructions
ASAP Prediction Correction
Pipeline Feedback
Removing Pipeline Stages

October 7, 2013

5 Details


Processor State
Poisoning Instructions
ASAP Prediction Correction
Pipeline Feedback
Removing Pipeline Stages

Processor State

The processor state is (PC, RFile, Mem) Instructions can be seen as functions of a processor state that return the new processor state addi(PC, RFile, Mem) = (PC+4, RFile', Mem) RFile' is RFile updated with the result of the addi instruction The instruction memory can be seen as a function of PC that returns Instructions Imem: (PC) -> $((PC, Rfile, Mem) \rightarrow (PC, RFile, Mem))$

Processor State

If your SMIPS processor from lab is not working: Was an instruction executed on the wrong processor state? RAW hazards Not using the right PC in the execute stage Was the wrong instruction executed? A wrong path instruction from branch misprediction updated the processor state



T05-8


5 Details

Processor State
Poisoning Instructions
ASAP Prediction Correction
Pipeline Feedback
Removing Pipeline Stages

Poisoning Instructions

Why poison? It's a way to mark that an instruction should be killed at a later stage. This mark could be as simple as using an invalid value in a maybe data type Instructions are poisoned when epochs don't match Why not kill in place?

Kill-In-Place Pipeline




October 7, 2013


http://csg.csail.mit.edu/6.s195

T05-11

Kill-In-Place Pipeline



Poisoning Pipeline



October 7, 2013


5 Details

Processor State
Poisoning Instructions
ASAP Prediction Correction
Pipeline Feedback
Removing Pipeline Stages

October 7, 2013

- Different instructions that affect the program flow can be resolved at different times
 - Absolute Jumps Decode
 - Register Jumps RFetch
 - Branches Exec

You can save cycles on each misprediction by correcting the PC once you have computed what the next PC should have been.





October 7, 2013

How is this actually done? How do you keep from allowing wrong path instructions to update the PC? How do you keep track of everything? How?

More Epochs!

October 7, 2013







October 7, 2013

October 7, 2013


http://csg.csail.mit.edu/6.s195

T05-20







October 7, 2013





October 7, 2013



October 7, 2013








October 7, 2013


October 7, 2013


http://csg.csail.mit.edu/6.s195


T05-28




October 7, 2013











October 7, 2013




October 7, 2013



October 7, 2013


Correcting PC in Decode and Execute

October 7, 2013




 What if decode and execute see mispredictions in the same cycle?
If execute sees a misprediction, then the decode instruction is a wrong path instruction. The redirect coming from decode should be ignored.

 What if execute sees a misprediction, then decode sees one in the next cycle?
The decode instruction will be a wrong path instruction, so it should not try to redirect the PC





October 7, 2013




The decode stage knows eEpoch, and recognizes this misprediction is a wrong path instruction. The decode stage kills this instruction.


October 7, 2013









October 7, 2013






 What if decode sees a misprediction, then execute sees one in the next cycle?
The decode instruction will be a wrong path instruction, but it won't be known to be wrong path until later




instruction. It will be in the execute stage next cycle

October 7, 2013




October 7, 2013




The PC was just corrected to a correct path instruction

October 7, 2013




The PC was just corrected to a correct path instruction

October 7, 2013




The PC was just corrected to a correct path instruction

October 7, 2013




The PC was just corrected to a correct path instruction

October 7, 2013



The PC was just corrected to a correct path instruction

October 7, 2013



The PC was just corrected to a correct path instruction


October 7, 2013

5 Details

Processor State
Poisoning Instructions
ASAP Prediction Correction
Pipeline Feedback
Removing Pipeline Stages

October 7, 2013


You can forward changes to the processor state to later instructions in the pipeline Forwarding PC state Redirect fifo Epoch updates Forwarding register file state Register file data Scoreboard entries Forwarding memory state Covered later in class (maybe)




October 7, 2013


 Better processor performance can be obtained by faster feedback
EHRs can be used to make state updates appear to happen in less than a cycle
How can Epoch and PC feedback be sped up?

October 7, 2013






October 7, 2013




October 7, 2013




Make the PC an EHR too! Whenever Execute sees a misprediction, IFetch reads the correct next instruction *in the same cycle*!

October 7, 2013


How can Register File and Scoreboard feedback be sped up?




October 7, 2013



October 7, 2013







5 Details


Processor State
Poisoning Instructions
ASAP Prediction Correction
Pipeline Feedback
Removing Pipeline Stages

- You will create a 6 stage SMIPS pipeline in Lab 6
 - 6 is a lot of stages and may not be necessary
 - How much work would it be to turn it into a shorter pipeline? Say 4 stages?
 - How much work would it be to shift work from one pipeline stage to another?






October 7, 2013



October 7, 2013



October 7, 2013

The 6 stage pipeline is very flexible. You can try out many different stage configurations in FPGA synthesis to see how your IPS (Instructions Per Seconds) changes.

October 7, 2013

Conclusion

Processor State Most processor errors can be related to operating on the wrong processor state Poisoning Instructions Needed for lab 6 ASAP Prediction Correction This will be covered in more depth in lab 7. Pipeline Feedback Can be used to speed up processors Removing pipeline stages Can also be used to speed up processors

Questions?

October 7, 2013

http://csg.csail.mit.edu/6.s195

T05-77