

















	WO-CYC		
mc	dule mkProc	(Proc);	
	Req#(Addr)	pc <- mkReqU;	
	RFile	rf <- mkRFile;	
	IMemory	iMem <- mkIMemory;	
	DMemory	dMem <- mkDMemory;	
	Reg#(Data)	f2d <- mkRegU;	
	Reg#(State)	<pre>state &lt;- mkReg(Fetch);</pre>	
	rule doFetcl	n (state == Fetch);	
	let inst	= iMem.req(pc);	
	f2d <= :	inst;	
	state <	= Execute;	
	endrule		
October 7,	2015	http://csg.csail.mit.edu/6.175	_10-10















Pipelining Two-Cycle PISC-V	
singlerule	····· ···· ···· ···· ···· ··· ··· ···
rule doPipeline ;	
<pre>let newInst = iMem.req(pc);</pre>	fetch
<pre>let newPpc = nextAddr(pc); let newPc = ppc;</pre>	
<pre>let newIr=Valid(Fetch2Decode{pc:newPc,ppc:newPp</pre>	с,
<pre>inst:newIinst});</pre>	
<pre>if(isValid(ir)) begin</pre>	execute
<pre>let x = fromMaybe(?, ir); let irpc = x.pc;</pre>	CACCUTC
<pre>let ppc = x.ppc; let inst = x.inst;</pre>	
<pre>let dInst = decode(inst);</pre>	
register fetch;	
<pre>let elnst = exec(dlnst, rVal1, rVal2, irpc, pp</pre>	c);
memory operation	
if (olngt mignrodigt) bogin nowIn - Invalid:	
newPc = eInst addr	; end
end	
pc <= newPc; ir <= newIr;	
endrule	
October 7, 2015 http://csg.csail.mit.edu/6.175	L10-18