




# Constructive Computer Architecture

## Tutorial 4

# Debugging

Sizhuo Zhang  
6.175 TA



# BSV Debug -- \$display

- ◆ See a bug, not sure what causes it
- ◆ Add \$display statements
- ◆ Recompile
- ◆ Run
- ◆ Still see bug, but you have narrowed it down to a smaller portion of code
- ◆ Repeat with more display statements...
- ◆ Find bug, fix bug, and remove display statements

# BSV Display Statements

◆ The `$display()` command is an action that prints statements to the simulation console

◆ Examples:

- `$display("Hello World!");`
- `$display("The value of x is %d", x);`
- `$display("The value of y is ",  
fshow(y));`

# Ways to Display Values

## Format Specifiers

- ◆ %d – decimal
- ◆ %b – binary
- ◆ %o – octal
- ◆ %h – hexadecimal
- ◆ %0d, %0b, %0o, %0h
  - Show value without extra whitespace padding

# Ways to Display Values

## fshow

- ◆ fshow is a function in the FShow typeclass
- ◆ It can be derived for enumerations and structures
- ◆ Example:

```
typedef enum {Red, Blue} Colors
deriving(FShow);
Color c = Red;
$display("c is ", fshow(c));
```

Prints "c is Red"

# BSV Debugging

## Waveform Viewer

- ◆ Simulation executables can dump VCD waveforms
  - `./bsim_dut -V test.vcd`
- ◆ Produces test.vcd containing the values of all the signals used in the simulator
  - Not the same as normal BSV signals
- ◆ VCD files can be viewed by a waveform viewer
  - Such as gtkwave
- ◆ The signal names and values in test.vcd can be hard to understand
  - Especially for structures and enumerations

# Bluespec GUI Example

- ◆ We use Bluespec GUI + gtkwave to view waveform of VCD files
  - gtkwave Installed in vlsifarm machines
- ◆ SSH with -X
  - ssh -X [username@vlsifarm-03.mit.edu](mailto:username@vlsifarm-03.mit.edu)
  - Windows may need some tools
    - ◆ Cygwin/X
- ◆ Use onecycle processor in lab5 as Example

# Bluespec project

- ◆ We have set SceMi to generate it when building the project
  - project.bld: workstation-project-file

```
[onecycle]
extends-target:      bsim_dut
bsv-define:          PROC_FILE=OneCycle SIM
workstation-project-file: onecycle.bspect
```


- \$ cd scemi/sim
- \$ build -v onecycle
- onecycle.bspect is the project file

# Simulation: generate VCD file

```
$ cp  
../.. /programs/build/assembly/vmh/simple.riscv.vmh  
mem.vmh  
$ ./bsim_dut -V out.vcd > log.txt &  
$ ./tb
```


# Open Bluespec GUI

\$ bluespec onecycle.bspect




# Open Module Browser

◆ Window → Module Browser



# Module Browser

Top level module



Module Browser - onecycle

Module View Wave Viewer

mkBridge

scemi

bridge

tcp\_port\_number

ReadOnly##(UInt#(32))

open\_port

param\_link\_type

Ignored

uclkgen

MakeClockIfc##(Bit#(1))

rising\_uclock\_pw

PulseWire

toggle\_uclock

rstgen

init\_state

clockGenerators

\_noc

clk\_port

dut

dut

prb\_control

dutlfc

myrst

MakeResetIfc

resetting

Reg##(Bool)

didreset

FIFO##(Bit#(1))

m\_dut

Proc

m\_Proc

pc

Reg##(Bit#(32))

rf

RFile

iMem

IMemory

dMem

DMemory

csrf

CsrFile

doProc

donerest

CLK

Clock

RST\_N

Reset

cpuToHost

ProcTypes::CpuToHostData

EN\_cpuToHost

Bool

RDY\_cpuToHost

Bool

hostToCpu\_startpc

Bit#(32)

EN\_hostToCpu

Bool

RDY\_hostToCpu

Bool

iMemInit\_request\_put

MemTypes::MemInit

EN\_iMemInit\_request\_put

Bool

RDY\_iMemInit\_request\_put

Bool

iMemInit\_done

Bool

RDY\_iMemInit\_done

Bool

dMemInit\_request\_put

MemTypes::MemInit

EN\_dMemInit\_request\_put

Bool

RDY\_dMemInit\_request\_put

Bool

dMemInit\_done

Bool

RDY\_dMemInit\_done

Bool

methods provided

.cpuToHost()

.dMemInit\_done()

.dMemInit\_request\_put()

.hostToCpu()

.iMemInit\_done()

.iMemInit\_request\_put()

View Source

JumpTo Inst

Send Can Fire

Send Will Fire

Send Reg Output

Send Clock

Send Predicate

Send Body

Send To Wave


Find  Next Prev

GtkWave 126 packages 15 modules


Oct 23

T04-13


# Open Waveform Viewer



# Load VCD




# Waveform Viewer




# Add Signals to View

## ◆ Add clock




# Add Signals to View

## ◆ Add PC




# Add Signals to View

## ◆ Add csrf.wr method




# Add Signals to View

◆ Add can\_fire, will\_fire for rule doProc



# Waveforms

Readable value



# Problem

- ◆ No internal signals
  - Optimized away during compilation
  - But I want to see them for debuggin
    - ◆ For example: dInst

# Solution -- Probe


```
interface Probe#(type t);  
    method Action _write(t x);  
endinterface  
module mkProbe(Probe#(t)) provisos(  
    Bits#(t, sz));
```


- ◆ Write to mkProbe will be recorded in VCD file
  - Instantiate mkProbe for each signal that we want to record

# Probe Example

```
import Probe::*;  
...  
module mkProc(Proc);  
    mkProbe#(DecodedInst) dInstProbe <- mkProbe;  
    ...  
    rule doProc;  
        ...  
        let dInst = decode(inst);  
        dInstProbe <= dInst;  
        ...  
    endrule  
    ...  
endmodule
```

# After Adding Probe






# Combine with Assembly

- ◆ Assembly code of compiled tests are in
  - `programs/build/*/dump`
- ◆ Refer to the assembly code in debugging


# Debugging Scheduling

## ◆ GUI: schedule Analysis

- The same as “-show-shedule” BSC flag




# Select mkProc



# Output of Schedule Analysis

- ◆ Rule order: execution order of rules and methods
  - From top to bottom



Screenshot of the 'Schedule Analysis - onecycle - mkProc' window. The 'Rule Order' tab is active, showing a list of modules on the left and the details of the selected module, 'RL\_doProc', on the right.

**Module Scheduling Graphs**

**Warnings Rule Order Method Call Rule Relations**

**cpuToHost**  
**hostToCpu**  
**iMemInit\_done**  
**iMemInit\_request\_put**  
**dMemInit\_done**  
**dMemInit\_request\_put**  
**RL\_doProc**

**RL\_doProc**

**Predicate**

```
csrf.RDY_wr &&  
iMem.RDY_req &&  
( (Exec.exec( {Decode.decode(iMem.req(pc)) [74:64], Decode.  
decode(iMem.req(pc)) [63], Decode.decode(iMem.req(pc)) [63]  
]  
  
? Decode.decode(iMem.req(pc)) [62:58]  
  
: Decode.decode(iMem.req(pc)) [62:58], Decode.de  
code(iMem.req(pc)) [57], Decode.decode(iMem.req(pc)) [57]  
  
? Decode.decode(iMem.req(pc)) [56:52]  
  
: Decode.decode(iMem.req(pc)) [56:52], Decode.dec  
ode(iMem.req(pc)) [51], Decode.decode(iMem.req(pc)) [51]
```

# Alternative for Schedule Analysis

- ◆ Add `–show-schedule` to `project.bld`

```
[DEFAULT]
default-targets:      all
bsc-compile-options:  -aggressive-conditions -keep-fires -show-schedule
bsc-link-options:     -Xc++ -O0 -keep-fires
```

- Generate `info_dir/*.sched`
- Contain same information as GUI outputs

# General Debugging Advice

- ◆ Debugging is to guess what goes wrong
- ◆ Check warnings in compiler outputs
  - Scheduling warnings
  - Understand all warnings in mkProc
- ◆ Stare at your code – prove its correctness
- ◆ Add \$display – convenient & very useful
- ◆ Look at assembly code, locate position
- ◆ Dump VCD file and see waveform

# Note

- ◆ Codes on the slide is a little different from our labs
- ◆ Read src/includes to be familiar with out lab setup.