

Part 1: Store Queue

















Cache Coherence: Loads and Stores

Tandem Verification

- Reference model for cache-coherent memory hierarchy: monolithic memory
- Debug interface passed to each core and D\$
 - issue: called when req is sent to D\$
 - Commit: when req finishes processing, i.e. read/write D\$ data array; check correctness of resp and cache
 - line value

interface RefDMem;

method Action issue(MemReq req);
method Action commit(MemReq req, Maybe#(CacheLine) line,

Maybe#(MemResp) resp);

endinterface













Problem with Lab 7

- Memory stage rule conflicts with rules in D\$
 - Memory stage is more urgent
 - Hurt performance: store miss processing is stalled
- // processor memory stage
- rule doMemory;
 - dCache.req(...);
- endrule
- // D\$
- rule startMiss(status==StartMiss);
- endrule
- rule sendFillReq(status==SendFillReq);
- endrule
 - rule waitFillResp(status==WaitFillResp);
- endrule
 - method Action req(MemReq r)if(status==Ready);

T07-12

- endmethod
- Nov 20, 2015 http://csg.csail.mit.edu/6.175

Resolving Conflicts



Adding Store Queue

Process new req: store queue or reqQ reqQ.first == St: enq to store queue Also process store from store queue If not processing store queue, may deadlock Store queue full reqQ.first == Ld: process Ld Store in store queue will not issue Structure hazard No need for the "lockL1" EHR in lecture http://csg.csail.mit.edu/6.175 Nov 20, 2015 T07-14

Load Hit Under Store Miss

- Performance improvement of store queue is limited
- Make the cache a little bit non-blocking
 - Store miss: waiting for mem resp
 - Not accessing cache
 - Process a load at reqQ.first
 - If hit: resp to processor
 - If miss: keep it in reqQ
- Load hit is disallowed under load miss
 - Load resp cannot go out-of-order