

Debugging Techniques



Debugging Techniques

- Deficiency about cycle counter
 - Rule for printing cycle may be scheduled before/after the rule we are interested in
 - Don't want to create a counter in each module
- Use simulation time
 - \$display("%t: evict cache line", \$time);
 - \$time returns Bit#(64) representing time
 - In SceMi simulation, \$time outputs: 10, 30, ...

Debugging Techniques

- Add sanity check
- Example 1
 - Parent is handling upgrade request
 - No other child has incompatible state
 - Parent decides to send upgrade response
 - Check: parent is not waiting for any child (waitc)
- Example 2
 - D cache receives upgrade response from memory
 - Check: must be in WaitFillResp state
 - Process the upgrade response
 - Check: if in I state, then data in response must be valid, otherwise data must be invalid (data field is Maybe type in the lab)

Coherence Protocol: Differences From Lecture

- In lecture: address type for byte address
 - Implementation: only uses cache line address
 - addr >> 6 for 64B cache line
- In lecture: parent reads data using 0 cycle
 - Implementation: read from memory, long latency
- In lecture: voluntary downgrade rule
 - No need in implementation
- In lecture: Parent directory tracks states for all address
 - 32-bit address space → huge directory
 - Implementation: usually parent is L2 cache, so only track address in L2 cache

T08-5

We don't have L2 cache

Nov 25, 2015

http://csg.csail.mit.edu/6.175



Load-Reserve (lr.w) and Store-Conditional (sc.w)

- New state in D cache
 - Reg#(Maybe#(CacheLineAddr)) la <- mkReg(Invalid);</p>
 - Cache line address reserved by Ir.w
- Load reserve: Ir.w rd, (rs1)
 - rd <= mem[rs1]</pre>
 - Make reservation: la <= Valid (getLineAddr(rs1));</p>
- Store conditional: sc.w rd, rs2, (rs1)
 - Check la: la invalid or addresses don't match: rd <= 1</p>
 - Otherwise: get exclusive permission (upgrade to M)
 - Check la again
 - If address match: mem[rs1] <= rs2; rd <= 0
 </pre>
 - Otherwise: rd <= 1</p>
 - If cache hit, no need to check again (address already match)
 - Always clear reservation: la <= Invalid http://csg.csail.mit.edu/6.175

Nov 25, 2015

T08-7

Load-Reserve (Ir.w) and Store-Conditional (sc.w)



Reference Memory Model

🔷 Debug	j interface returned by reference model	
is pas	sed into every D cache	
interfac	ze RefDMem;	
method	l Action issue(MemReq req);	
method	l Action commit(MemReq req,	
Ma	<pre>aybe#(CacheLine) line, Maybe#(MemResp) resp);</pre>	
endinter	face	
module r	nkDCache#(CoreID id)(
Mess	sageGet fromMem, MessagePut toMem,	
RefI	<pre>DMem refDMem, DCache ifc);</pre>	
D ca	ache calls the debug interface refDMem	
Refe	erence model will check violation of coherence	
base	ed on the calls	
Refere	ece model: src/ref	
Nov 25, 2015	http://csg.csail.mit.edu/6.175 T08-9)(

Reference Memory Model

- 🔷 issue(MemReq req)
 - Called when req issued to D cache
 - in req method of D cache
 - Give program order to reference model
- commit(MemReq req, Maybe#(CacheLine) line,
 Maybe#(MemResp) resp);
 - Called when req finishes processing (commit)
 - line: cache line accessed by req, set to Invalid if unknown
 - resp: response to the core, set to Invalid if no repsonse
- Reference model checks when commit is called
 - req can be committed or not
 - line value is correct or not (not checked if Invalid)
 - resp is correct or not

Nov 25, 2015 http://csg.csail.mit.edu/6.175

Adding Store Queue

New behavior for memory requests

- Ld: can start processing when store queue is not empty
- St: enqueuer to store queue
- Lr, Sc: wait for store queue to be empty
- Fence: wait for all previous requests to commit
 - (e.g. store queue must be empty)
 - Ordering memory accesses
- Issuing stores from store queue to process
 - Only stall when there is a Ld request

Multicore Programs

- Run programs on 2-core system
- Single-thread programs
 - Programs/assembly, programs/benchmarks
 - core 1 starts looping forever at the very beginning
- Multithread programs
 - Programs/mc_bench
 - startup code (crt.S): allocate 128KB local stack for each core
 - main function: fork based on core id
 - int main() {
 - int coreid = getCoreId();
 - if(coreid == 0) { return core0(); }
 - else { return core1(); }



Multicore Programs: mc_hello



Multicore Programs: mc_produce_consume

- Larger version of mc_hello
- Core 1 passes each element of an array to core 0
- Core 0 checks the data
- Sample output:

---- ../../programs/build/mc_bench/vmh/mc_produce_consume.riscv.vmh ----Benchmark mc_produce_consume

- Cycles (core 0) = xxx
- Insts (core 0) = xxx
- Cycles (core 1) = xxx
- Insts (core 1) = xxx
- Cycles (total) = xxx
- Insts (total) = xxx
- Return 0 PASSED

Instruction counts may vary due to variation in busy waiting time, so IPC is not a good performance metric. Execute time is a better metric.

Nov 25, 2015

Multicore Programs:

mc_median/vvadd/multiply



- Core 0 calculates first half results
- Core 1 calculates second half results
- Sample output:

---- ../../programs/build/mc_bench/vmh/mc_median.riscv.vmh ----Benchmark mc_median

- Cycles (core 0) = xxx Insts (core 0) = xxx
- Cycles (core 1) = xxx
- Insts (core 1) = xxx Cycles (total) = xxx
- Insts (total) = xxx Return 0
- PASSED

Multicore Programs:

mc_dekker

- Two cores contend for a mutex (Dekker's algo)
- After getting into critical section
 - increment/decrement shared counter, print core ID

Sample output:

---- ../../programs/build/mc_bench/vmh/mc_dekker.riscv.vmh ----Benchmlark mc_ldekker1

100110...000

Return 0

PASSED

```
Core 0 decrements counter by 600
Core 1 increments counter by 900
```

```
Final counter value = 300
```

```
Cycles (core 0) = xxx
```

```
Insts (core 0) = xxx
Cycles (core 1) = xxx
Insts (core 1) = xxx
Cycles (total) = xxx
```

Insts (total) = xxx

For implementation with store queue, fence is inserted in mc_dekker.

Nov 25, 2015 http://csg.csail.mit.edu/6.175

Multicore Programs: mc_spin_lock

Similar to mc_dekker, but use spin lock implemented by lr.w/sc.w

Sample output:

//programs/b	uild/mc_bench/vmh/mc_spin_lock.riscv	.vmh
Benchlmark mcl_spin_l	lock	
10101000		
Core 0 increments cou	nter by 300	
Core 1 increments cou	nter by 600	
Final counter value =	900	
Cycles (core 0) = xxx		
Insts (core 0) = xxx		
Cycles (core 1) = xxx		
Insts (core 1) = xxx		
Cycles (total) = xxx		
Insts (total) = xxx		
Return 0		
PASSED		
Nov 25, 2015	http://csg.csail.mit.edu/6.175	T08-18

Multicore Programs: mc_incrementers

- Similar to mc_dekker, but use atomic fetch-andadd implemented by lr.w/sc.w
- Core ID is not printed

Sample output:

---- ../../programs/build/mc_bench/vmh/mc_incrementers.riscv.vmh ----Benchmark mc_incrementers

core0 had 1000	successes out of xxx tries	
corel had 1000	successes out of xxx tries	
shared_count =	2000	
Cycles (core 0) = $\mathbf{x}\mathbf{x}\mathbf{x}$	
Insts (core 0) = xxx	
Cycles (core 1) = xxx	
Insts (core 1		
Cycles (total	.) = xxx	
Insts (total	$) = \mathbf{x}\mathbf{x}\mathbf{x}$	
Return 0		
PASSED		
Nov 25, 2015	http://csg.csail.mit.edu/6.175	T08-19

Some Reminders

- Use CF regfile and scoreboard
 - Compiler creates a conflict in my implementation with bypass regfile and pipelined scoreboard

T08-20

- Signup for project meeting
 - Half-page progress report
- Project deadline: 3:00pm Dec 9
- Final presentation (10min)