

























An epoch based solution		
<pre>let instF=iMem.req(pc[0]);</pre>		
<pre>let ppcF=nap(pc[0]); pc[0]<=ppcF;</pre>		
f2d.enq(Fetch2Decode{pc:pc[0],ppc:ppcF	,epoch:epoch,	
<pre>inst:instF});</pre>		
endrule		
rule doExecute;		
<pre>let x=f2d.first; let pcD=x.pc; let ir</pre>		
<pre>let ppcD = x.ppc; let instD = x.inst;</pre>		
<pre>if(inEp == epoch) begin</pre>		
<pre>let dInst = decode(instD); regi let eInst = exec(dInst, rVal1, rVal</pre>		
memory operation		
rf update		
<pre>if (eInst.mispredict)</pre>	begin	
<pre>pc[1] <= eInst.addr; epoch <= r end</pre>	next(epoch); end	
f2d.deq; endrule		
12, 2016 http://csg.csail.mit.edu/6.175		









Two-stage pipeline Decoupled code structure	
module mkProc(Proc);	
Fifo#(Fetch2Execute) f2d <- mkFifo;	
<pre>Fifo#(Addr) redirect <- mkFifo; Reg#(Bool) fEpoch <- mkReg(False);</pre>	
Reg#(Bool) Epoch <- mkReg(False);	
rule doFetch;	
<pre>let instF = iMem.req(pc);</pre>	
f2d.enq(instF, fEpoch); endrule	
rule doExecute;	
<pre>if(inEp == eEpoch) begin Decode and execute the instruction; update state;</pre>	
In case of misprediction, redirect.eng(correct pc); end	
f2d.deq;	
endrule	
endmodule	
October 12, 2016 http://csg.csail.mit.edu/6.175	L12-19



The Ex	ecute rule
rule doExecute;	
let instD =	f2d.first.inst; let pcF = f2d.first.pc;
let ppcD =	f2d.first.ppc; let inEp = f2d.first.epoch;
<pre>if(inEp == eE)</pre>	poch) begin
let dInst =	decode(instD);
<pre>let rVal1 =</pre>	rf.rdl(fromMaybe(?, dInst.srcl));
<pre>let rVal2 =</pre>	rf.rd2(fromMaybe(?, dInst.src2));
	<pre>exec(dInst, rVal1, rVal2, pcD, ppcD);</pre>
	ype == Ld) eInst.data <-
	<pre>MemReq{op: Ld, addr: eInst.addr, data: ?});</pre>
else if (eI	nst.iType == St) let d <-
	<pre>MemReq{op: St, addr: eInst.addr, data: eInst.data}</pre>
	(eInst.dst))
	<pre>mMaybe(?, eInst.dst), eInst.data);</pre>
	spredict) begin
redirect.	enq(eInst.addr);
end	
end	Can these rules execute concurrently?
f2d.deq;	
endrule	
ber 12, 2016	http://csg.csail.mit.edu/6.175





