Constructive Computer Architecture

Cache Coherence

Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology

November 16, 2016





November 16, 2016 http://www.csg.csail.mit.edu/6.175

L22-2





November 16, 2016 http://www.csg.csail.mit.edu/6.175

Maintaining Coherence

- In a coherent memory all loads and stores can be placed in a global order
 - multiple copies of an address in various caches can cause this property to be violated
- This property can be ensured if:
 - Only one cache at a time has the write permission for an address
 - No cache can have a stale copy of the data after a write to the address has been performed

⇒ cache coherence protocols are used to maintain coherence

November 16, 2016

Cache Coherence Protocols

Write request:

 the address is *invalidated* in all other caches *before* the write is performed

Read request:

 if a dirty copy is found in some cache then that value is written back to the memory and supplied to the reader. Alternatively the dirty value can be forwarded directly to the reader

Such protocols are called Invalidation-based

November 16, 2016

State needed to maintain Cache Coherence

MSI encoding

- I cache doesn't contain the address
- S- cache has the address but so may other caches; hence it can only be read
- M- only this cache has the address; hence it can be read and written



The states M, S, I can be thought of as an order M > S > I

- Upgrade: A cache miss causes transition from a lower state to a higher state
- Downgrade: A write-back or invalidation causes a transition from a higher state to a lower state

November 16, 2016

Cache Actions

- On a read miss (i.e., Cache state is I):
 - In case some other cache has the address in state M then write back the dirty data to Memory
 - Read the value from Memory and set the state to S
- On a write miss (i.e., Cache state is I or S):
 - Invalidate the address in all other caches and in case some cache has the address in state M then write back the dirty data
 - Read the value from Memory if necessary and set the state to M

How do we know the state of other caches?

Directory

November 16, 2016 http://www.csg.csail.mit.edu/6.175

Directory State Encoding

Two-level (L1, M) system



- A directory is maintained at each cache to keep track of the state of its children's caches
 - m.child[c_k][a]: the state of child c_k for address a; At most one child can be in state M
- In case of cache hierarchy > 2, the directory also keeps track of the sibling information
 - c.state[a]: M means c's siblings do not have a copy of address a; S means they might

Directory state encoding

transient states to deal with waiting for responses

- wait state is captured in mshr
- Directory in home memory
 - m.waitc[c_k][a] : Denotes if memory m is waiting for a response from its child c_k
 - No | Yes
 - <[(M|S|I), (No | Yes)]>

Child's state

Ċ.

l 1

Waiting for downgrade response

November 16, 2016



Processing misses: Requests and Responses



CC protocol for blocking caches

Extension to the Blocking L1 design discussed in L17-18

November 16, 2016

Req method hit processing

```
method Action req(MemReq r) if(mshr == Ready);
       let a = r.addr;
                                                        Ρ
       let hit = contains(state, a);
       if(hit) begin
                                                            m2p
                                                 p2m
         let slot = getSlot(state, a);
                                                                c2m
         let x = dataArray[slot];
         if(r.op == Ld) hitQ.enq(x);
         else // it is store
               if (isStateM(state[slot])
                    dataArray[slot] <= r.data;</pre>
               else begin missReq <= r; mshr <= SendFillReq;</pre>
                           missSlot <= slot; end</pre>
                end
       else begin missReq <= r; mshr <= StartMiss; end // (1)
     endmethod
                          http://www.csg.csail.mit.edu/6.175
                                                                    122-14
November 16, 2016
```

Start-miss and Send-fill

rules

```
Rdy -> StrtMiss -> SndFillReq -> WaitFillResp -> Resp -> Rdy
    rule startMiss(mshr == StartMiss);
       let slot = findVictimSlot(state);
       if(!isStateI(state[slot]))
         begin // write-back (Evacuate)
           let a = getAddr(state[slot]);
           let d = (isStateM(state[slot])? dataArray[slot]: -);
           state[slot] <= (I, );</pre>
            c2m.enq(\langle Resp, c-\rangle m, a, I, d\rangle); end
       mshr <= SendFillReq; missSlot <= slot; endrule</pre>
     rule sendFillReq (mshr == SendFillReq);
        let upg = (missReq.op == Ld)? S : M;
        c2m.enq(\langle Req, c-\rangle m, missReq.addr, upq, - \rangle);
       mshr <= WaitFillResp; endrule // (1)</pre>
                          http://www.csg.csail.mit.edu/6.175
                                                                      122-15
November 16, 2016
```

Wait-fill rule and Proc Resp rule

```
Rdy -> StrtMiss -> SndFillReq -> WaitFillResp -> Resp -> Rdy
     rule waitFillResp(mshr == WaitFillResp);
       let <Resp, m->c, a, cs, d> = m2c.msg;
       let slot = missSlot;
       dataArray[slot] <=</pre>
             (missReq.op == Ld)? d : missReq.data;
       state[slot] <= (cs, a);
      m2c.deq;
       mshr <= Resp;</pre>
    endrule // (3)
     rule sendProc(mshr == Resp);
       if(missReq.op == Ld) begin
         c2p.eng(dataArray[slot]); end
       mshr <= Ready;</pre>
     endrule
                          http://www.csg.csail.mit.edu/6.175
                                                                    122-16
November 16, 2016
```

Parent Responds

```
rule parentResp;
       let <Req, c->m, a, y, -> = c2m.msg;
       if((∀i≠c, isCompatible(m.child[i][a],y))
          && (m.waitc[c][a]=No)) begin
         let d = ((m.child[c][a]=I)? m.data[a]: -);
         m2c.enq(<Resp, m->c, a, y, d);
         m.child[c][a]:=y;
         c2m.deq;
                                IsCompatible(M, M) = False
       end
                                IsCompatible(M, S) = False
    endrule
                                IsCompatible(S, M) = False
                                All other cases = True
                       http://www.csg.csail.mit.edu/6.175
                                                             122-17
November 16, 2016
```

Parent (Downgrade) Requests

rule dwn; let <Req,c->m,a,y,-> = c2m.msg; if (!isCompatible(m.child[i][a], y) && (m.waitc[i][a]=No)) begin m.waitc[i][a] <= Yes; m2c.enq(<Req, m->i, a, (y==M?I:S), ->); end Endrule // (4)

This rule will execute as long some child cache is not compatible with the incoming request

November 16, 2016 http://www.csg.csail.mit.edu/6.175

Parent receives Response

```
rule dwnRsp;
        let <Resp, c->m, a, y, data> = c2m.msg;
       c2m.deq;
       if(m.child[c][a]=M) m.data[a]<=data;</pre>
       m.child[c][a]<=y;</pre>
       m.waitc[c][a]<=No;</pre>
     endrule // (6)
                          http://www.csg.csail.mit.edu/6.175
                                                                      122-19
November 16, 2016
```

Child Responds

```
rule dng(mshr != Resp);
       let \langle \text{Req}, m \rightarrow c, a, y, - \rangle = m2c.msg;
       let slot = getSlot(state, a);
        if(getCacheState(state[slot])>y) begin
          let d = (isStateM(state[slot])? dataArray[slot]: -);
         c2m.enq(<Resp, c->m, a, y, d>);
          state[slot] := (y,a);
       end
       // the address has already been downgraded
       m2c.deq;
     endrule // (5) and (7)
                           http://www.csg.csail.mit.edu/6.175
                                                                       122-20
November 16, 2016
```

Child Voluntarily downgrades

```
rule startMiss(mshr == Ready);
let slot = findVictimSlot(state);
if(!isStateI(state[slot]))
begin // write-back (Evacuate)
let a = getAddr(state[slot]);
let d = (isStateM(state[slot])? dataArray[slot]: -);
state[slot] <= (I, _);
c2m.enq(<Resp, c->m, a, I, d>);
end
endrule // (8)
Rules 1 to 8 are complete - cover all possibilities
```

and cannot deadlock or violate cache invariants

Invariants for a CC-protocol design

- Directory state is always a conservative estimate of a child's state
 - E.g., if directory thinks that a child cache is in S state then the cache has to be in either I or S state
- For every request there is a corresponding response, though sometimes it is generated even before the request is processed
- Communication system has to ensure that
 - responses cannot be blocked by requests
 - a request cannot overtake a response for the same address

 At every merger point for requests, we will assume fair arbitration to avoid starvation

MSI protocol: some issues

- It never makes sense to have two outstanding requests for the same address from the same processor/cache
- It is possible to have multiple requests for the same address from different processors. Hence there is a need to arbitrate requests
- A cache needs to be able to evict an address in order to make room for a different address
 - Voluntary downgrade
- Memory system (higher-level cache) should be able to force a lower-level cache to downgrade
 - caches need to keep track of the state of their children's caches