6.375 (Spring 2 Intervention of the second	Complex Digital System 2006	n	Do w ASI Som based	ve need more chip (ASICs)? C=Application Specific IC le exciting possibilities d on research @ CSAIL)S
February 8, 2006	http://csg.csail.mit.edu/6.375/	L01-1	February 8, 2006	http://csg.csail.mit.edu/6.375/	L01

Content distribution and customer service









Interactive, lifelike avatars as actors, news anchors, and customer service representatives

> Source: Computer Science and Artificial Intelligence Laboratory at MIT (CSAIL) http://csg.csail.mit.edu/6.375/

-2

Ubiquitous, behind-the-scenes computing







Computer interfaces woven tightly into the environment

Source: Computer Science and Artificial Intelligence Laboratory at MIT (CSAIL) http://csg.csail.mit.edu/6.375/

February 8, 2006



- > \$10M for a 10M gate ASIC
- > \$1M per re-spin in case of an error (does not include the redesign costs, which can be substantial)
- 18 months to design but only an eight-month selling opportunity in the market

Fewer new chip-starts every year Looking for alternatives, e.g., FPGA's

February 8, 2006

http://csg.csail.mit.edu/6.375/

L01-7

February 8, 2006

http://csg.csail.mit.edu/6.375/

Alternatives?

What happens when a designer must implement a MM gate block?

Sub-optimal implementations!

[ICCAD'04]

Educated guess & code

Gates are free mentality

Static

Linear

Circular

Static (2)

L01-8

63.5

99.9

99.9

63.5

One prevailing viewpoint: Another popular "platform" vision: A sea of general purpose processors Field-Programmable Gate Arrays **Advantages Advantages IBM/Sony Cell** Easier to scale hardware Processor Dramatically reduce design as complexity the cost of errors is contained within processors Remove the reticle Easy to program and debug costs from each design complex applications Disadvantages (as compared to an ASIC) [Kuon & Rose, FPGA2006] Disadvantages (as compared to an ASIC) Switching power around ~12X worse Power ~100-1000X worse Do we really Performance up 3-4X worse Performance up to ~100X worse Still requires know how to tremendous design program these? Area 20-40X greater Area up to ~10-100X greater effort at RTL level http://csg.csail.mit.edu/6.375/ L01-9 L01-10 February 8, 2006 February 8, 2006 http://csg.csail.mit.edu/6.375/ Future could be different if we became 10X more productive in design This course is about new ways expressing behavior to reduce design complexity Let's take a look at the Decentralize complexity: *Rule-based specifications* (Guarded Atomic Actions) current CMOS technology... Let us think about one rule at a time Formalize composition: Modules with guarded interfaces Automatically manage and ensure the correctness of connectivity, i.e., correct-by-construction methodology Retain resilience to changes in design or layout, e.g. compute latency Δ 's Promote regularity of layout at macro level February 8, 2006 http://csg.csail.mit.edu/6.375/ L01-11 February 8, 2006 http://csg.csail.mit.edu/6.375/ L01-12



Design Rules



- An abstraction of the fabrication process that specify various geometric constraints on how different masks can be drawn
- Design rules can be absolute measurements (e.g. in nm) or scaled to an abstract unit, the *lambda*. The value of *lambda* depends on the manufacturing process finally used.

February 8, 2006

http://csg.csail.mit.edu/6.375/

L01-17



Intel Pentium, 1993/1994/1996, 295/147/90mm

http://csg.csail.mit.edu/6.375/

66Mbz 3 1M transistors 8u/ 6u/ 35u

Hardware Design Abstraction Levels



IBM Power 5

- 130nm SOI CMOS with Cu
- 389mm²
- 2GHz
- 276 million transistors
- Dual processor cores
- 1.92 MB on-chip L2 cache
- 8-way superscalar
- 2-way simultaneous multithreading

0Mbz 1 2M transistors 8i

February 8, 2006

Shown with approximate relative sizes

Intel Pentium II, 1997, 203mm²/104mm

300/333Mhz 7 5M transistors 35u/ 25u

L01-18

http://www.intel.com/intel/intelis/museum/exhibit/hist micro/hof/hof main.htm

Tools play a crucial role in our ability to design economically	 ASIC Design Styles Full-Custom (every transistor hand-drawn) Best performance: as used by Intel μPs Semi-Custom (Some custom + some cell-based design) Reduced design effort: AMD μPs plus recent Intel μPs Cell-Based ASICS (Only use cells in standard library) This is what we'll use in 6.375 Mask Programmed Gate Arrays Popular for medium-volume, moderate performance applications Field Programmable Gate Arrays Popular for low-volume, low-moderate performance applications Mom much freedom to develop own circuits? How much freedom to develop own circuits?
repruary 8, 2006 nttp://csg.csaii.mit.edu/6.375/ L01-21	repruary 8, 2006 http://csg.csail.mit.edu/6.375/ L01-22

Custom and Semi-Custom

- Usually, in-house design team develops own libraries of cells for commonly used components:
 - memories
 - register files
 - datapath cells
 - random logic cells
 - repeaters
 - clock buffers
 - I/O pads
- In extreme cases, every transistor instance can be individually sized (\$\$\$)
 - approach used in Alpha microprocessor development
- The trend is towards greater use of semi-custom design style
 - use a few great circuit designers to create cells
 - redirect most effort at microarchitecture and cell placement to keep wires short

Standard Cell ASICs aka Cell-Based ICs (CBICs)

- Fixed library of cells + memory generators
- Cells can be synthesized from HDL, or entered in schematics
- Cells placed and routed automatically
- Requires complete set of custom masks for each design
- Currently most popular hard-wired ASIC type (6.375 will use this)





Gate Arrays

GND

VDD

NMOS

PMOS

PMOS

NMOS

GND

- Can cut mask costs by prefabricating arrays of fixed size transistors on wafers
- Only customize metal layer for each design



- Channeled Gate Arrays
 - Leave space between rows of transistors for routing
- Sea-of-Gates
 - Route over the top of unused transistors

Gate Array Personalization



[OCEAN Sea-of-Gates Base Pattern] February 8, 2006 http://csg.csail.mit.edu/6.375/

http://csg.csail.mit.edu/6.375/

Field-Programmable Gate Gate Array Pros and Cons Arrays Cheaper and guicker since less masks to make Each cell in array contains a programmable logic function Can stockpile wafers with diffusion and poly finished Array has programmable interconnect Memory inefficient when made from gate between logic functions array Arrays mass-produced and programmed by customer after Embedded gate arrays add multiple fixed memory fabrication blocks to improve density (=>Structured ASICs) Can be programmed by blowing fuses, Cell-based array designed to provide efficient loading SRAM bits, or loading FLASH memory cell (6 transistors in basic cell) memory Overhead of programmability makes Logic slow and big due to fixed transistors and arrays expensive and slow but startup wiring overhead costs are low, so much cheaper than Advanced cell-based arrays hardwire logic functions ASIC for small volumes (NANDs/NORs/LUTs) which are personalized with metal February 8, 2006 L01-29 February 8, 2006 L01-30 http://csg.csail.mit.edu/6.375/ http://csg.csail.mit.edu/6.375/ Xilinx Configurable Logic Block 6.375 ASIC/FPGA Design Flow

L01-31





<section-header><section-header><section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></section-header></section-header></section-header></section-header></section-header>	 6.375 ODJECTIVES By end of term, you should be able to: Select appropriate implementation technology and tool flow: custom, cell or structured ASIC, ASSP, or FPGA Decompose system requirements into a hierarchy of sub-units that are easy to specify, implement, and verify Develop efficient verification and test plans Select appropriate microarchitectures for a unit and perform microarchitectural exploration to meet price, performance, and power goals Use industry-standard tool flows Complete a working million gate chip design! plan making millions at a new chip startup (Don't forget your alma mater!)
<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></section-header>	<section-header> A construction of term (before Spring Break) First half of term (before Spring Break) Lecture or tutorial MWF, 2:30pm to 4:00pm in 32-124 Four labs (on Athena, lab machines in 38-301) Form project teams (2-3 students): prepare project proposal Closed-book 90 minute quiz (Friday before Spring Break) Becond half of term (after Spring Break) Meekly project meleting with the instructor and TAs Kinal project report (~15-20 pages) due May 17 (no systemsions)) Afterwards (summer+fall commitment): Possibility of fabricating best projects in 180nm technologus Bestpilty of fabricating best projects in 180nm technologus </section-header>

6.375 Project

(see course web page)

(see course web page)			
 Two standard projects with fixed interfaces and testbenches: MIPS microprocessor, team selects a design point: High performance (e.g., speculative out-of-order superscalar) Low power (e.g., aggressive clock gating, power-efficient L0 caches) Minimal area (e.g., heavily multiplexed byte-wide datapath, compressed instruction stream) Memory system, team selects a design point Cache-coherent multiprocessor Power-optimized memory system Streaming non-blocking cache memory system Custom or non standard project: Group submits two-page proposal by March 17 C/C++/ reference implementation running by March 22 Examples: MP3 player, H.264 encoder, Graphics pipeline, Network processor 	 Four Labs Quiz Five Project milestones Final project report 	30% 20% 25% 25%	
February 8, 2006 Lot-37 Lot-37	February 8, 2006 http://csg.csail.mit.edu/6.375/	L01-38	
6 275 Collaboration Doliay			

6 375 Grado Broakdown

6.375 Collaboration Policy

- We strongly encourage students to collaborate on understanding the course material, BUT:
 - Each student must turn in individual solutions to labs
 - Students must not discuss quiz contents with students who have not yet taken the quiz
 - If you're inadvertently exposed to quiz contents before the exam, by whatever means, you must immediately inform the instructors or TA