## VLSI CAD Flow: Logic Synthesis, Placement and Routing

# 6.375 Lecture 5

**Guest Lecture by Srini Devadas** 

# **RTL Design Flow**



# **Two-Level Logic Minimization**

Can realize an arbitrary logic function in sum-of-products or two-level form  $F1 = \overline{A} \ \overline{B} + \overline{A} \ B \ D + \overline{A} \ B \ \overline{C} \ \overline{D} + A \ B \ C \ \overline{D} + A \ B \ C \ \overline{D} + A \ B \ C \ \overline{D} + A \ B \ D$ 

 $F1 = \overline{B} + D + \overline{A}\overline{C} + AC$ 

Of great interest to find a minimum sumof-products representation

Solved problem even for functions with 100's of inputs (variants of Quine-McCluskey)

## **Two-Level versus Multilevel**

#### 2-Level:

 $f_1 = AB + AC + AD$  $f_2 = \overline{AB} + \overline{AC} + \overline{AE}$ 

6 product terms which cannot be shared. 24 transistors in static CMOS

#### **Multi-level:**

Note that B + C is a common term in  $f_1$  and  $f_2$ 

$\boldsymbol{K} = \boldsymbol{B} + \boldsymbol{C}$	3 Levels
$f_1 = AK + AD$	20 transistors in static CMOS
$f_2 = \overline{A}K + \overline{A}E$	not counting inverters



# **Tech.-Independent Optimization**

#### Involves:

Minimizing two-level logic functions. Finding common subexpressions. Substituting one expression into another. Factoring single functions.

**Factored versus Disjunctive forms** 

 $f = ac + ad + bc + bd + a\overline{e}$ 

sum-of-products or disjunctive form

 $f = (a + b)(c + d) + a\overline{e}$ 

factored form multi-level or complex gate

# **Optimizations**

$$F = \begin{cases} f_1 = AB + AC + AD + AE + \overline{ABCDE} \\ f_2 = \overline{AB} + \overline{AC} + \overline{AD} + \overline{AF} + \overline{ABCDF} \end{cases}$$

Factor **F** 

$$F = \begin{cases} f_1 = A(B+C+D+E) + \overline{ABCDE} \\ f_2 = \overline{A}(B+C+D+F) + \overline{ABCDF} \end{cases}$$

#### **Extract common expression**

$$G = \begin{cases} g_1 = B + C + D \\ f_1 = A(g_1 + E) + \overline{A} \overline{E} \overline{g_1} \\ f_2 = \overline{A}(g_1 + F) + \overline{A} \overline{F} \overline{g_1} \end{cases}$$

## What Does "Best" Mean?

Transistor count	 AREA
Number of circuits	 POWER
Number of levels	 DELAY (Speed)

Need quick estimators of area, delay and power which are also accurate

## **Algebraic vs. Boolean Methods**

Algebraic techniques view equations as polynomials and attempt to factor equations or "divide" them

Do not exploit Boolean identities e.g.,  $a \overline{a} = 0$ 

In algebraic substitution (or division) if a function f = f(a, b, c) is divided by g = g(a, b), *a* and *b* will <u>not</u> appear in f/g

Algebraic division: O(n log n) time Boolean division: 2-level minimization required

# Comparison

 $f = a\,\overline{b} + a\,\overline{c} + b\,\overline{a} + b\,\overline{c} + c\,\overline{a} + c\,\overline{b}$ 

Algebraic factorization procedures  $f = a(\overline{b} + \overline{c}) + \overline{a}(b + c) + b\overline{c} + c\overline{b}$ 

#### **Boolean factorization produces**

 $f = (a + b + c)(\overline{a} + \overline{b} + \overline{c})$ 

 $l = (b\bar{f} + \bar{b}f) (a + e) + \bar{a}\bar{e}(\bar{b}\bar{f} + bf)$  $r = (b\bar{f} + \bar{b}f) (\bar{a} + \bar{e}) + ae(\bar{b}\bar{f} + bf)$ 

Algebraic substitution of *l* into *r* fails

**Boolean substitution** 

$$r = a(\overline{e}\overline{l} + el) + \overline{a}(\overline{e}l + e\overline{l})$$
$$l = a(er + \overline{e}\overline{r}) + \overline{a}(\overline{e}r + e\overline{r})$$

# Strong (or Boolean) Division

Given a function f to be strong divided by g

Add an extra input to f corresponding to g, namely G and obtain function h as follows

$$h_{DC} = G \overline{g} + \overline{G} g$$
  
 $h_{ON} = f_{ON} - h_{DC}$ 

Minimize *h* using two-level minimizer

# **Strong Division Example**

$$f = \overline{a}\overline{b}c + \overline{a}b\overline{c} + a\overline{b}\overline{c} + abc$$
  

$$g = a\overline{b} + \overline{a}b$$
  

$$h_{DC} = G(ab + \overline{a}\overline{b}) + \overline{G}(a\overline{b} + \overline{a}b)$$

 $h_{ON} = f_{ON} - h_{DC}$ 



Function *h* 

Minimization gives  $h = \overline{G}c + \overline{G}\overline{c}$ 

# Weak (or Algebraic) Division

Definition: support of f as  $sup(f) = \{ \text{ set of all } variables v \text{ that occur in f as } v \text{ or } \overline{v} \}$ Example:  $f = A \overline{B} + C$  $sup(f) = \{A, B, C\}$ 

Definition: we say that f is orthogonal to g,  $f \perp g$ , if  $sup(f) \cap sup(g) = \phi$ 

**Example:** f = A + B g = C + D

 $\therefore f \perp g \text{ since } \{A, B\} \cap \{C, D\} = \phi$ 

## Weak Division - 2

We say that g divides f weakly if there exist h, r such that f = gh + r where  $h \neq \phi$  and  $g \perp h$ Example: f = ab + ac + dg = b + cf = a(b + c) + d h = a r = d

We say that g divides f evenly if  $r = \phi$ 

The quotient f/g is the largest h such that f = gh + r i.e., f = (f/g)g + r

## **Weak Division Example**

f = abc + abde + abh + bcdg = c + de + h

Theorem:  $f/g = f/c \cap f/de \cap f/h$ 

f/c = ab + bd f/de = abf/h = ab

 $f/g = (ab + bd) \cap ab \cap ab = ab$ f = ab(c + de + h) + bcd

Time complexity: O(/f//g/)

## **How to Find Good Divisors?**

**\$64K question** 

Strong division: Use existing nodes in the multilevel network to simplify other nodes

Weak division: Generate good algebraic divisors using algorithms based on "kernels" of an algebraic expression



Area, delay and power dissipation cost functions

# "Closed Book" Technologies

A standard cell technology or library is typically restricted to a few tens of gates e.g., MSU library: 31 cells

Gates may be NAND, NOR, NOT, AOIs.



# Mapping via DAG Covering

**Represent network in canonical form** 

- $\Rightarrow$  subject DAG
- Represent each library gate with canonical forms for the logic function ⇒ primitive DAGs
- Each primitive DAG has a cost
- Goal: Find a minimum cost covering of the subject DAG by the primitive DAGs
- Canonical form: 2-input NAND gates and inverters

# **Sample Library**

INVERTER 2 - > -

4





NAND3



NAND4





# **Sample Library - 2**



# **Trivial Covering**



7 NAND2 = 21  
5 INV = 
$$\frac{10}{31}$$





2	INV	= 4
2	NAND2	= 6
1	NAND3	= 4
1	NAND4	= 5
		19





1 INV	= 2
1 NAND2	= 3
2 NAND3	= 8
1 AOI21	= 4
	17



#### **Sound Algorithmic approach**

#### **NP-hard optimization problem**



Tree covering heuristic: If subject and primitive DAGs are trees, efficient algorithm can find optimum cover in linear time

⇒ dynamic programming formulation

# **Partitioning a Graph**



# **Resulting Trees**

#### Break at multiple fanout points



# **Dynamic Programming**

Principle of optimality: Optimal cover for a tree consists of a match at the root of the tree plus the optimal cover for the sub-trees starting at each input of the match



# **Optimum Tree Covering**



# **RTL Design Flow**





## **Results of Placement**



A. Kahng <sup>3</sup>

What's good about a good placement? What's bad about a bad placement?

## **Results of Placement**



Bad placement causes routing congestion resulting in:

- Increases in circuit area (cost) and wiring
- Longer wires → more capacitance
  - Longer delay
  - Higher dynamic power dissipation

- **Good placement**
- •Circuit area (cost) and wiring decreases
- Shorter wires → less capacitance
  - Shorter delay
  - Less dynamic power dissipation

## **Gordian Placement Flow**



•standard cell •macro-cell &SOG

## Gordian: A Quadratic Placement Approach

- Global optimization: solves a sequence of quadratic programming problems
- Partitioning: enforces the non-overlap constraints

## Intuitive formulation

- Given a series of points x1, x2, x3, ... xn
- and a connectivity matrix C describing the connections between them
  - (If cij = 1 there is a connection between xi and xj)
- Find a location for each xj that minimizes the total sum of all spring tensions between each pair <xi, xj>



Problem has an obvious (trivial) solution – what is it?

## Improving the intuitive formulation

To avoid the trivial solution add constraints: *Hx*=*b* 

To integrate the notion of ``critical nets''

• Add weights wij to nets



*wij* - some springs have more tension should pull associated vertices closer

## Modeling the Net's Wire Length



The length Lv of a net v is measured by the squared distances from its points to the net's center

$$L_{v} = \sum_{u \leftarrow M_{v}} [(x_{uv} - x_{v})^{2} + (y_{uv} - y_{v})^{2}]$$
  
(  $x_{uv} = x_{u} + \xi_{uv}$ ;  $y_{uv} = y_{u} + y_{vu}$ )

Toy x=10 x=200  
Example:  

$$cost = (x_1 - 100)^2 + (x_1 - x_2)^2 + (x_2 - 200)^2$$
  
 $cost = 2(x_1 - 100) + 2(x_1 - x_2)$   
 $cost = 2(x_1 - 100) + 2(x_1 - x_2)$   
 $cost = 2(x_1 - x_2) + 2(x_2 - 200)$   
setting the partial derivatives = 0 we solve for the minimum Cost:

Ax + B = 0  

$$\begin{bmatrix} 4 & -2 \\ -2 & 4 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} -200 \\ -400 \end{bmatrix} = 0$$

$$\begin{bmatrix} 2 & -1 \\ -1 & 2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} -100 \\ -200 \end{bmatrix} = 0$$
x1=400/3 x2=500/3

D. Pan

## **Quadratic Optimization Problem**



Linearly constrained quadratic programming problem



**Commercial solvers available: mostek** 

## **Global Optimization Using Quadratic Placement**

**Quadratic placement clumps cells in center** 

Partitioning divides cells into two regions

• Placement region is also divided into two regions

New center-of-gravity constraints are added to the constraint matrix to be used on the next level of global optimization

Global connectivity is still conserved

## Setting up Global Optimization



Fig. 1. Data flow in the placement procedure GORDIAN.

## **Layout After Global Optimization**



A. Kahng

## **Partitioning**



Fig. 1. Data flow in the placement procedure GORDIAN.



In GORDIAN, partitioning is used to constrain the movement of modules rather than reduce problem size

By performing partitioning, we can iteratively impose a new set of constraints on the global optimization problem

Assign modules to a particular block

Partitioning is determined by

- Results of global placement initial starting point
  - Spatial (x,y) distribution of modules
- Partitioning cost
  - Want a min-cut partition

## Layout after Min-cut



Now global placement problem will be solved again with two additional center\_of\_gravity constraints

## **Adding Positioning Constraints**

- Partitioning gives us two new "center of gravity" constraints
- Simply update constraint matrix
- Still a single global optimization problem
- Partitioning is not "absolute"
  - modules can migrate back during optimization
  - may need to re-partition



Fig. 4. The constraints for global placement.



## **Continue to Iterate**



Fig. 1. Data flow in the placement procedure GORDIAN.

## **First Iteration**



A. Kahng 20

#### **Second Iteration**



A. Kahng 21

## **Third Iteration**



A. Kahng 22

## **Fourth Iteration**



## **Final Placement**



Fig. 1. Data flow in the placement procedure GORDIAN.

## Final Placement - 1

Earlier steps have broken down the problem into a manageable number of objects

- **Two approaches:** 
  - Final placement for standard cells/gate array row assignment
  - Final placement for large, irregularly sized macro-blocks slicing – won't talk about this

## Final Placement – Standard Cell Designs

This process continues until there are only a few cells in each group(  $\approx 6$  )



group: smallest partition

A. E. Dunlop, B. W. Kernighan, A procedure for placement of standard-cell VLSI circuits, IEEE Trans. on CAD, Vol. CAD-4, Jan, 1985, pp. 92- 98

## Final Placement – Creating Rows



Partitioning of circuit into 32 groups. Each group is either assigned to a single row or divided into 2 rows

## **Standard Cell Layout**



#### Another Series of Gordian



(a) Global placement with 1 region



(b) Global placement with 4 region



(c) Final placements

#### D. Pan – U of Texas

## **Physical Design Flow**



- You have to plan transportation (i.e. roads and highways) for a new city the size of Chicago
- Many dwellings need direct roads that can't be used by anyone else
- You can affect the layout of houses and neighborhoods but the architects and planners will complain
  - And ... you're told that the time along any path can't be longer than a fixed amount

What are some of your considerations?

#### What are some of your considerations?

- How many levels do my roads need to go? Remember: Higher is more expensive.
- How do I avoid congestion?
- What basic structure do I want for my roads?
  - Manhattan?
  - Chicago?
  - Boston?
- Automated route tools have to solve problems of comparable complexity on every leading edge chip

#### **Routing Applications**



#### **Routing Algorithms**

Hard to tackle high-level issues like congestion and wire-planning and low level details of pinconnection at the same time

## Global routing

- Identify routing resources to be used
- Identify layers (and tracks) to be used
- Assign particular nets to these resources
- Also used in floorplanning and placement

## Detail routing

- Actually define pin-to-pin connections
- Must understand most or all design rules
- May use a compactor to optimize result

Necessary in all applications

#### **Basic Rules of Routing - 1**



Photo courtesy: Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Wiring/routing performed in layers – 5-9 (-11), typically only in "Manhattan" N/S E/W directions

- E.g. layer 1 N/S
- Layer 2 E/W
- A segment cannot cross another segment on the same wiring layer
- Wire segments can cross wires on other layers
- Power and ground may have their own layers

#### **Basic Rules of Routing – Part 2**



- Routing can be on a fixed grid –
- Case 1: Detailed routing only in channels
  - Wiring can only go over a row of cells when there is a free track – can be inserted with a "feedthrough"
  - Design may use of metal-1, metal-2
  - Cells *must* bring signals (i.e. inputs, outputs) out to the channel through "ports" or "pins"

#### **Basic Rules of Routing – Part 3**



- Routing can be on a fixed or gridless (aka area routing)
- Case 1: Detailed routing over cells
  - Wiring can go over cells
  - Design of cells must try to minimize obstacles to routing – I.e. minimize use of metal-1, metal-2
  - Cells *do not* need to bring signals (i.e. inputs, outputs)

Out to the channel – the route will come to them

Kahng/Keutzer/Newton

#### **Taxonomy of VLSI Routers**



#### **Today's high-perf logical/physical flow**



#### **Top-down problems in the flow**



#### **Iteration problems in the flow**

