Bluespec-1: Design Affects Everything

Arvind

Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology

Chip costs are exploding because of design complexity





Source: Aart de Geus, CEO of Synopsys Based on a survey of 2000 users by Synopsys

Design and verification dominate escalating project costs

February 24, 2006

Common quotes Design is not a problem; design is easy" "Verification is a problem" "Timing closure is a problem" "Physical design is a problem"



Almost complete reliance on post-design verification for quality



and U.S. quality was...

... less than world class





- Adding quality inspectors ("verification engineers") and giving them better tools, was not the solution
- The Japanese auto industry showed the way
 - "Zero defect" manufacturing

New mind set:

Design affects everything!

A good design methodology

- Can keep up with changing specs
- Permits architectural exploration
- Facilitates verification and debugging
- Eases changes for timing closure
- Eases changes for physical design
- Promotes reuse

 \Rightarrow It is essential to

Design for Correctness

New semantics for expressing behavior to reduce design complexity

- Decentralize complexity: Rule-based specifications (Guarded Atomic Actions)
 - Let us think about one *rule* at a time
- Formalize composition: Modules with guarded interfaces
 - Automatically manage and ensure the correctness of connectivity, i.e., correct-byconstruction methodology
 - Retain resilience to changes in design or layout, e.g. compute latency ∆'s
 - Promote regularity of layout at macro level





These constraints are spread over many pages of the documentation...

February 24, 2006

Bluespec promotes composition through guarded interfaces



February 24, 2006

http://csg.csail.mit.edu/6.375/

L07-9

In Bluespec SystemVerilog (BSV) ...

- Power to express complex static structures and constraints
 - Checked by the compiler
- Micro-protocols" are managed by the compiler
 - The compiler generates the necessary hardware (muxing and control)
 - Micro-protocols need less or no verification
- Easier to make changes while preserving correctness

→ Smaller, simpler, clearer, more correct code

Bluespec: State and Rules organized into *modules*



All state (e.g., Registers, FIFOs, RAMs, ...) is explicit.
 Behavior is expressed in terms of atomic actions on the state:
 Rule: condition → action
 Rules can manipulate state in other modules only via their interfaces.
 February 24, 2006
 http://csg.csail.mit.edu/6.375/







L07-14

GCD in BSV module mkGCD (I_GCD); Reg#(int) x <- mkRegU;</pre> Reg#(int) y <- mkReg(0);</pre> **rule** swap ((x > y) && (y != 0)); $x \leq y; y \leq x;$ endrule **rule** subtract ((x <= y) && (y != 0)); $y \leq y - x;$ endrule method Action start(int a, int b) if (y==0); x <= a; y <= b; endmethod **method** int result() **if** (y==0); return x; endmethod endmodule Assumes $x \neq 0$ and $y \neq 0$

February 24, 2006

GCD Hardware Module



- The module can easily be made polymorphic
- Many different implementations can provide the same interface: module mkGCD (I_GCD)

February 24, 2006

GCD: Another implementation

```
module mkGCD (I_GCD);
                                            Combine swap
    Reg#(int) x <- mkRegU;</pre>
                                           and subtract rule
    Reg#(int) y <- mkReg(0);</pre>
    rule swapANDsub ((x > y) \& (y != 0));
        x \leq y; y \leq x - y;
    endrule
    rule subtract ((x<=y) && (y!=0));
        y <= y - x;
    endrule
    method Action start(int a, int b) if (y==0);
       x <= a; y <= b;
    endmethod
    method int result() if (y==0);
        return x;
    endmethod
                                     Does it compute faster ?
endmodule
```

February 24, 2006



Generated Verilog RTL: GCD

```
module mkGCD(CLK,RST N,start a,start b,EN start,RDY start,
             result, RDY result);
  input CLK; input RST N;
// action method start
  input [31 : 0] start_a; input [31 : 0] start_b; input EN_start;
 output RDY start;
// value method result
  output [31 : 0] result; output RDY result;
// register x and y
  reg [31 : 0] x;
 wire [31 : 0] x$D IN; wire x$EN;
 reg [31 : 0] y;
 wire [31 : 0] y$D_IN; wire y$EN;
// rule RL subtract
  assign WILL_FIRE RL subtract = x_SLE y_ d3 && !y_EQ_0 d10 ;
// rule RL_swap
  assign WILL FIRE RL swap = !x SLE y d3 && !y EQ 0 d10 ;
. . .
```

Generated Hardware



February 24, 2006

http://csg.csail.mit.edu/6.375/

L07-19

Generated Hardware Module



GCD: A Simple Test Bench

```
module mkTest ();
  Reg#(int) state <- mkReg(0);</pre>
  I_GCD gcd <- mkGCD();
                                       Why do we need
  rule qo (state == 0);
                                       the state variable?
    gcd.start (423, 142);
    state <= 1;
  endrule
  rule finish (state == 1);
    $display ("GCD of 423 & 142 = %d",gcd.result());
    state <= 2;
  endrule
endmodule
```

GCD: Test Bench

```
module mkTest ();
Reg#(int) state <- mkReg(0);
Reg#(Int#(4)) c1 <- mkReg(1);
Reg#(Int#(7)) c2 <- mkReg(1);
I_GCD gcd <- mkGCD();
rule req (state==0);
gcd.start(signExtend(c1), signExtend(c2));
state <= 1;
endrule
```

February 24, 2006

GCD: Synthesis results

Original (16 bits)

- Clock Period: 1.6 ns
- Area: 4240.10 mm²
- Unrolled (16 bits)
 - Clock Period: 1.65ns
 - Area: 5944.29 mm²

Unrolled takes 31% fewer cycles on testbench

Multiplier ExampleSimple binary multiplication: $\frac{x 1001}{0101} // d = 4'd9$ $\frac{x 0101}{1001} // r = 4'd5$ 1001 // d << 0 (since r[0] == 1



What does it look like in Bluespec?



February 24, 2006

Multiplier in Bluespec

```
module mkMult (I_mult);
  Reg#(Int#(32)) product <- mkReg(0);</pre>
  Reg#(Int#(32)) d <- mkReg(0);
  Reg#(Int#(16)) r <- mkReg(0);</pre>
  rule cycle
  endrule
  method Action start
  endmethod
  method Int#(32) result ()
                                               What is the
                                               interface
  endmethod
                                               I_mult?
endmodule
```

Exploring microarchitectures

IP Lookup Module

February 24, 2006



Sparse tree representation



February 24, 2006

L07-28

SW ("C") version of LPM

```
int
                             /* 3 memory lookups */
Ipm (IPA ipa)
{ int p;
  p = RAM [ipa[31:16]]; /* Level 1: 16 bits */
  if (isLeaf(p)) return p;
  p = RAM [p + ipa [15:8]]; /* Level 2: 8 bits */
  if (isLeaf(p)) return p;
  p = RAM [p + ipa [7:0]]; /* Level 3: 8 bits */
                      /* must be a leaf */
  return p;
}
```

How to implement LPM in HW? Not obvious from C code!

February 24, 2006

Longest Prefix Match for IP lookup: 3 possible implementation architectures

Rigid pipeline



Linear pipeline Circular pipeline

Which is "best"

Inefficient memory usage but simple design

Designer's Ranking: Efficient memory usage through memory port replicator Efficient memory with most complex control

http://csg.csail.mit.edu/6.375/

February 24, 2006

Static Pipeline



February 24, 2006

http://csg.csail.mit.edu/6.375/

L07-31

```
Static code
rule static (True);
   if (canInsert(c5))
     begin
       c1 <= 0; r1 <= in.first(); in.deq();</pre>
     end
   else
     begin
       r1 <= r5; c1 <= c5;
     end
   if (notEmpty(r1)) makeMemReq(r1);
   r_{2} <= r_{1}; c_{2} <= c_{1};
   r_{3} <= r_{2}; c_{3} <= c_{2};
   r4 <= r3; c4 <= c3;
   r5 <= getMemResp(); c5 <= (c4 == n-1) ? 0 : n;
   if (c5 == n) out.enq(r5);
endrule
```

February 24, 2006

Circular pipeline



Circular Pipeline code

```
rule enter (True);
        t <- cbuf.newToken();</pre>
        IP ip = in.first(); ram.req(ip[31:16]);
        active.enq(tuple2(ip[15:0], t)); in.deq();
     endrule
     rule done (True);
        p <- ram.resp();</pre>
        match {.rip, .t} = active.first();
        if (isLeaf(p)) cbuf.complete(t, p);
        else begin
            match {.newreq, .newrip} = remainder(p, rip);
            active.enq(rip << 8, t);</pre>
            ram.req(p+signExtend(rip[15:7]));
          end
        active.deq();
     endrule
February 24, 2006
                          http://csg.csail.mit.edu/6.375/
```

Synthesis results

	LPM versions	Code size (lines)	Best Area (gates)	Best Speed (ns)	Mem. util. (random workload)
	Static V	220	2271	3.56	63.5%
	Static BSV	179	2391 (5% larger)	3.32 (7% faster)	63.5%
	Linear V	410	14759	4.7	99.9%
	Linear BSV	168	15910 (8% larger)	4.7 (same)	99.9%
	Circular V	364	8103	3.62	99.9%
	Circular BSV	257	8170 (1% larger)	3.67 (2% slower)	99.9%

V = Verilog Synthesized to TSMC 0.18 μm library BSV = Bluespec System Verilog

Bluespec and Verilog synthesis results are nearly identical

Arvind, Nikhil, Rosenband & Dave ICCAD 2004

Next Time

Combinational Circuits and Types