

IP Lookup block in a router



Sparse tree representation



A

С

D

5



RAMs: Synchronous vs Asynchronous view





Synthesis from rules ...

we will revisit IP LPM block synthesis results after a better understanding of the synthesis procedure





http://csg.csail.mit.edu/6.375/



(*) These rule semantics are "untimed" – the action to change the state can take as long as necessary provided the state change is seen as atomic, i.e., not divisible.

Bluespec synthesis is all about executing many rules concurrently while preserving the above semantics

http://csg.csail.mit.edu/6.375/

Verilog RTL Semantics: clocked synchronous HW

(multiple rules per clock)

establish performance

correctness



http://csg.csail.mit.edu/6.375/



Muxing structure

Muxing logic requires determining for each register (action method) the rules that update it and under what conditions



http://csg.csail.mit.edu/6.375/

Scheduling and control logic



Synthesis Summary

- Bluespec generates a combinational hardware scheduler allowing multiple enabled rules to execute in the same clock cycle
 - The hardware makes a rule-execution decision on every clock (i.e., it is not a static schedule)
 - Among those rules that CAN_FIRE, only a subset WILL_FIRE that is consistent with a Rule order
- Since multiple rules can write to a common piece of state, the compiler introduces suitable muxing and mux control logic
 - This is very simple logic: the compiler will not introduce long paths on its own (details later)

Scheduling conflicting rules

- When two rules conflict on a shared resource, they cannot both execute in the same clock
- The compiler produces logic that ensures that, when both rules are applicable, only one will fire
 - Which one?

more on this later

March 6, 2006