

Group IV
Wei-Yin Chen
Myong Hyon Cho


RE-ORDER BUFFER FOR
SUPERSCALAR SMIPSV2
PROCESSOR


### Outline Introduction In-Order vs. Out-of-Order Register Renaming Re-Ordering Buffer Superscalar Architecture Architectural Design Bluespec Implementation Results Conclusion


# Project Goal Design and implement an out-of-ordering superscalar SMIPSv2 processor
















### Outline Introduction Architectural Design Main Tasks Pipeline Stages Microarchitectural Design Bluespec Implementation Results Conclusion






























## Outline Introduction Architectural Design Bluespec Implementation Bluespec Rules and Methods Rule Concurrency Design Exploration Results Conclusion









### Data Structure Separation Separated Data Structure based on the number of reads and writes VEFIO rsrc1 p rsrc2 p sid Remained in Vector Fitted in RegFile - global read - limited read - multiple writers - single writer After this, compile time becomes reasonable

### Lab3 Example lab3 with normal FIFO: wb < exe < pcgen: olong path, higher IPC</li> pcgen < exe < wb: oshort path, lower IPC</li> Why? FIFO as CF separator

### Rule Ordering in mkProc

- Methodology of rule ordering propagation
  - Determine the top rule ordering
  - Change the method order of all leaf modules
  - Change the EHR index for state variables
  - Keep EHR index consistent within a rule
- Problem: longer critical path!

MIT 6.375 Complex Digital Systems 2007 Spring

### Coherent EHR index

- Conflicting to sequentially composible
- Automation in future compiler
- Larger area
  - Multiple instances of combinational circuit for different EHR index
- Longer path
  - Directly stack multiple stages

### Non-Coherent EHR Index

- Early read in rule condition Late write in body
  - Safe in general
  - Only influence performance
- Early read in body Late write in body
  - Not safe in general
  - Need domain knowledge

### Non-Coherent EHR Index Unsafe usage

- Domain Knowledge
  - Snapshot taken/restored cannot be of the same epoch
  - etc...
  - Non-Coherent EHR Index in rule body
    - Error prone optimization
    - Need huge effort to analyze the interaction

### Non-Coherent EHR Index Safe usage

- FIFO Example
- Coherent EHR index produces either BFIFO or LFIFO
- - enq(...) if(!full[0]) {empty[0] <= False;...}
     deq() if(!empty[1]) {full[1] <= False;...}</pre>

- LFIFO:
  - enq(...) if(!full[1]) {empty[1] <= False;...}</li>deq() if(!empty[0]) {full[0] <= False;...}</li>
- Combinational path between methods
- FIFO in bsv with EHR
  - enq(...) if(!full[0]) {empty[1] <= False;.
  - deq() if(!empty[0]) {full[1] <= False;
  - Not Conflict Free

### Result of Rule Concurrency

- Highest possible concurrency in systems with one-writing-port register
- Similar critical path and area
  - Path 2% longer
  - Area 8% larger

### **Design Exploration**

- Adjusting Pipeline
  - Merging execute stage with update stage
- + Shortens end-to-end dependency
- Possibly lengthen the critical path

MIT 6.375 Complex Digital Systems 2007 Spring

### **Design Exploration**

- Different ROB Sizes
  - The size of ROB determines how 'far' it can find executable instructions
- If it is too small, the performance may suffer
- If it is too large, the penalty for mis-prediction becomes too high


MIT 6.375 Complex Digital Systems 2007 Spring

### **Design Exploration**

- Adjusting Pipeline
  - Simply implemented by using BFIFO
  - Result
    - High concurrency attained IPC 5.8% higher than the most optimized version\*
    - The critical path is almost the same
       1% longer than the most optimized version\*

\* For 5 benchmarks used for SMIPSv2 \*\* From the result of synthesis


.....



### Outline

- Introduction
- Architectural Design
- Bluespec Implementation
- Results
  - ❖ Physical Numbers
  - ❖ Performance Results
- Conclusion

MIT 6.375 Complex Digital Systems 2007 Spring




### **Physical Numbers**

- Critical Path
  - 4.44ns after synthesis
  - @1.88ns : A branch dispatched from ROB @2.86ns : Source is read from register file
  - @4.24ns : PC register is updated9.40ns after place and route

.....

### Performance Results

- Case 1: LAB3 low profile version wbQ size 2, no bypassing register file
- Case 2: LAB3 high profile version wbQ size 8, bypassing register file, decoupled wbQ and mem
- Case 3: OoO Superscalar non-concurrent version
- Case 4: OoO Superscalar initial version ROB size of 8, execution and update are separate
- Case 5: OoO Superscalar merged stages
   ROB size of 8, execution and update are merged



### Outline

- Introduction
- Architectural Design
- Bluespec Implementation
- Results
- Conclusion
  - Summary
  - Possible Follow-ups

MIT 6.375 Complex Digital Systems 2007 Spring

### Performance Results

- Analysis with LAB3 SMIPSv2
  - LAB3 SMIPSv2 does not suffer much from data dependency
  - In order to exploit superscalar architecture, we need to fetch and commit multiple instructions at one cycle.
  - Since more execution units can be added to the current design, the performance will excell AB3 especially in the case with more complex instructions such as multiplications

MIT 6.375 Complex Digital Systems 2007 Spring

### Summary

- Out-of-order execution
  - All ALU instructions and memory address calculations are out-of-order.
  - Branch resolutions and memory requests are in order.
  - Speculative execution:
     Even instructions after an unresolved branch car be executed out-of-order and possibly discarded properly in case of mis-predictions.

### Summary

- Superscalar architecture
  - ALU execution, branch resolution, memory address calculation and sending memory request can be done simultaneously.

MIT 6 375 Compley Digital Systems 2007 Spring

### Possible Follow-ups

- Multiple instruction fetch and commitment
- More execution units
- Precise interrupt handling
- Complex ALU operations

MIT 6.375 Complex Digital Systems 2007 Spring

### Summary

- Optimal rule concurrency
  - Achieved the highest rule concurrency with single write port register file and renaming table
  - IPC reaches 1 if no mispredictions
  - Even with memory operations if ROB is large enough to compensate memory latency

