Bluespec: The need for a new design methodology

Arvind
Computer Science & Artificial Intelligence Lab.
Massachusetts Institute of Technology

February 13, 2008

Real power saving implies specialized hardware

- H.264 implementations in software vs hardware
  - the power/energy savings could be 100 to 1000 fold

  but our mind set is that hardware design is
  - Difficult, risky
    - Increased time-to-market
  - Inflexible, brittle, error prone
    - How to deal with changing standards, errors

  New design flows and tools can change this mind set
Economic relevance

- Cell phones, PDAs, sensors, ...
  ⇒ Demand a much greater variety of chips
- Cost of development, business risks, ...
  ⇒ Forces us towards specialization primarily through software

New tools can enable a much greater variety of chips

SoC Trajectory:

*more application specific blocks*

Application-specific processing units

General-purpose processors

Can we rapidly produce high-quality chips and surrounding systems and software?
Making hardware design easier

Extreme IP reuse

- Multiple instantiations of a block for different performance and application requirements
- Packaging of IP so that the blocks can be assembled easily to build a large system (black box model)
- Whole system simulation to enable concurrent hardware-software development

Need new methods and tools to accomplish this goal

IP Reuse sounds wonderful until you try it ... 

Example: Commercially available FIFO IP block

An error occurs if a push is attempted while the FIFO is full. A simultaneous push and pop are illegal when the FIFO is full. A pushReq_n is asserted (LOW), as long as the FIFO is not empty. A popReq_n causes the internal read pointer to be incremented on the next rising edge of clk. Thus, the RAM read data must be captured on the clk following the assertion of popReq_n.

No machine verification of such informal constraints is feasible.

These constraints are spread over many pages of the documentation...

Bluespec can change all this
Bluespec promotes composition through guarded interfaces

Bluespec: A new way of expressing behavior using Guarded Atomic Actions

- Formalizes composition
  - Modules with guarded interfaces
  - Compiler manages connectivity (muxing and associated control)
- Powerful static elaboration facility
  - Permits parameterization of designs at all levels
- Transaction level modeling
  - Allows C and Verilog codes to be encapsulated in Bluespec modules

- Smaller, simpler, clearer, more correct code
- not just simulation, synthesis as well
Bluespec Tool flow

- **Bluespec SystemVerilog source**
- **Bluespec Compiler**
- **C**
- **Verilog 95 RTL**
- **Bluesim**
- **Verilog sim**
- **RTL synthesis**
- **VCD output**
- **Debussy Visualization**
- **Place & Route**
- **FPGA**

Works in conjunction with existing tool flows

Recent Applications

- **Multiradio OFDM: From WiFi to WiMax**
  - 802.11a and 802.16 from the same source

- **H.264 Decoder**
  - Baseline profile, 720p X ~75 frames
  - FPGA implementation working

Other examples: Processors, Cache Coherence Protocols, IP Lookup, ...

Research sponsors have agreed to publish all designs done at MIT under the MIT open source license
Importance of Publishing Bluespec Designs

- Enables whole community to undertake much more ambitious projects
  - We already see the effects in 6.375 projects
- Enables derivative designs, specializations and variety at a fraction of the development cost

Multi-radio OFDM workbench

[MEMOCODE 2006, MEMOCODE 2007]
Example OFDM-based protocols

- Reusable algorithm with different parameter settings
- 85% reusable code between WiFi and WiMAX
- Different algorithms

(Alfred) Man Chuek Ng, ...

802.11a Architectural Exploration
(Only the IFFT block is changing) [MEMOCODE 2006]

<table>
<thead>
<tr>
<th>IFFT Design</th>
<th>Area (mm²)</th>
<th>Symbol Latency (CLKs)</th>
<th>Throughput Latency (CLKs/sym)</th>
<th>Min. Freq Required</th>
<th>Average Power (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pipelined</td>
<td>5.25</td>
<td>12</td>
<td>04</td>
<td>1.0 MHz</td>
<td>4.92</td>
</tr>
<tr>
<td>Combinational</td>
<td>4.91</td>
<td>10</td>
<td>04</td>
<td>1.0 MHz</td>
<td>3.99</td>
</tr>
<tr>
<td>Folded (16 Bfly-4s)</td>
<td>3.97</td>
<td>12</td>
<td>04</td>
<td>1.0 MHz</td>
<td>7.27</td>
</tr>
<tr>
<td>Super-Folded (8 Bfly-4s)</td>
<td>3.69</td>
<td>15</td>
<td>06</td>
<td>1.5 MHz</td>
<td>10.9</td>
</tr>
<tr>
<td>SF(4 Bfly-4s)</td>
<td>2.45</td>
<td>21</td>
<td>12</td>
<td>3.0 MHz</td>
<td>14.4</td>
</tr>
<tr>
<td>SF(2 Bfly-4s)</td>
<td>1.84</td>
<td>33</td>
<td>24</td>
<td>6.0 MHz</td>
<td>21.1</td>
</tr>
<tr>
<td>SF (1 Bfly4)</td>
<td>1.52</td>
<td>57</td>
<td>48</td>
<td>12 MHZ</td>
<td>34.6</td>
</tr>
</tbody>
</table>

These designs were done in ~ 3 man-days

TSMC .18 micron; numbers reported are before place and route.

(DesignCompiler), Power numbers are from Sequence PowerTheater
Video Codec: H.264

Chun-Chieh Lin (MIT MS thesis 2006)
Kermin Elliott Fleming

H.264 Video Decoder

Different requirements for different environments
- QVGA 320x240p (30 fps)
- DVD 720x480p
- HD DVD 1280x720p (60-75 fps)

May be implemented in hardware or software depending upon ...
### Sequential code from ffmpeg

```c
void h264decode()
{
    int stage = S_NAL;
    while (!eof())
    {
        createdOutput = 0; stallFromInterPred = 0;
        case (stage){
            S_NAL: try_NAL();
                if (createdOutput) stage = S_Parse; break;
            S_Parse: try_Parse();
                stage=(createdOutput) ? S_IQIT : S_NAL; break;
            S_IQIT: try_IQIT();
                stage=(createdOutput) ? S_Parse : S_Inter; break;
            S_Inter: try_Inter();
                stage=(createdOutput) ? S_IQIT : S_Intra;
                if (stallFromInterPred) stage=S_Deblock; break;
            S_Intra: try_Intra();
                stage=(createdOutput) ? S_Inter : S_Deblock;
                break;
            S_Deblock: try_deblock(); stage= S_Intra; break
        } } }
```

20K Lines of C out of 200K

### Parallelizing the C code

*First step towards hardware generation from C*

- Control structure is totally over specified and unscrambling it is beyond the capability of current compiler techniques
- Program structure is difficult to understand
- Packets are kept and modified in a global heap

Some of these problems can be avoided by providing the programmer a few parallel constructs
H.264 Learnings

- **Productivity:** Base profile
  - **Effort:** Less than one-man year
  - 8K lines of Bluespec (contrast 20k to 80K lines of C)
  - First draft decoded 720p @ ~32fps, (Available C codes do not meet this performance)

- **Architectural Exploration:** Many improvements made over a period of several months to increase performance and reduce area
  - Process several samples / cycle
  - Adjust FIFO depths
  - Pipeline modules: Interpolator, Deblocking filter
  - After improvements decodes 720p @ ~95fps (180nm)

Modular refinement is both feasible and essential

---

H.264 Design Exploration

<table>
<thead>
<tr>
<th></th>
<th>Area (mm²)</th>
<th>Cycles /pixel</th>
<th>Cycle time (ns)</th>
<th>FPS 1280x720</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>First draft</strong></td>
<td>5.44</td>
<td>2.90</td>
<td>11.81</td>
<td>31.66</td>
</tr>
<tr>
<td><strong>4 samples / FIFO elt</strong></td>
<td>5.32</td>
<td>1.65</td>
<td>14.53</td>
<td>45.24</td>
</tr>
<tr>
<td><strong>4 samples / cycle</strong></td>
<td>5.45</td>
<td>1.53</td>
<td>11.87</td>
<td>59.62</td>
</tr>
<tr>
<td><strong>Larger FIFOs</strong></td>
<td>6.04</td>
<td>1.32</td>
<td>11.82</td>
<td>69.67</td>
</tr>
<tr>
<td><strong>Interpred in parallel</strong></td>
<td>6.09</td>
<td>1.28</td>
<td>11.73</td>
<td>72.20</td>
</tr>
<tr>
<td><strong>Pipelined interp</strong></td>
<td>6.88</td>
<td>1.24</td>
<td>13.14</td>
<td>66.46</td>
</tr>
</tbody>
</table>

Tower 180nm library
Bluespec for System Modeling and Synthesis

A typical SoC model

- The model may contain a mixture of SystemC and Bluespec modules
- Typical SystemC modules:
  - CPU ISS models
  - Existing SystemC IP
  - Behavioral models in C or C++ targeted for synthesis
- Bluespec modules:
  - Complex control – difficult to model in SystemC
  - Hardware - realistic architectural exploration
Modeling Concurrency

Programming the interconnect without an accurate timing model is slightly bogus.

Modular refinement

- Is it easy to build Bluespec wrappers for a class of C codes?

- Bluespec modules can be introduced early because they:
  - Can be written at a very high level,
  - Can interface to other SystemC TLM modules,
  - Can be refined into hardware/RTL,
  - System-level testbenches can be reused at all levels.
Other ongoing collaborative projects

- **Performance modeling on FPGAs**
  - with Joel Emer at Intel
  - Speeding up the software performance model of IA-32 from 10Kips to 1-10Mips using FPGAs
- **PowerPC model for FPGAs**
  - with K. Ekanadham & Jessica Tsang at IBM
  - Boot Unix on an RTL model of a multi-threaded, multicore PowerPC on FPGAs
- **Turbo decoder**
  - with Jamey Hicks & Gopal Raghavan at Nokia
  - Integration of a parameterized Turbo decoder into an existing commercial design flow
- **Accelerated test benches via FPGA**
  - With Suhas Pai at Qualcomm
  - You will hear about it later in the course

Hardware synthesis: C-based tools vs Bluespec

- **The goal of C-based tools** (e.g., Catapult-C) is to generate good hardware given some area, timing, power or performance constraints
  - The tool explores the design space to come up with the “right” design
  - Language extensions are provided to overcome some of the limitations of C
- **The goal of Bluespec** is to enable the designer to generate a good implementation by letting him/her express the design at a high-level and explore alternatives via parameterization or refinement
  - No automatic exploration of the design space

Designer knows best – the tool automates some of the tedious and error-prone part of the hardware design process
Current research

- Make the path to hardware design easier
  - FPGA emulation infrastructure
  - Set up an infrastructure to study power related optimizations
  - Hardware-software interaction: test benches, device drivers, transaction-level modeling
  - Continue to explore new examples
- Semantic extensions and associated compiling schemes
  - The sequential connective: Control over scheduling, Multi-cycle atomic actions
  - Recursive method calls
- Exploratory: Compiling Bluespec for multicore designs

Bluespec promotes good Design methodology

- Can keep up with changing specs
- Permits architectural exploration
- Facilitates verification and debugging
- Eases changes for timing closure
- Eases changes for physical design
- Promotes reuse

*Design for Correctness*