

# Modules and Interfaces

Arvind


Computer Science & Artificial Intelligence Lab  
Massachusetts Institute of Technology

March 3, 2008


<http://csg.csail.mit.edu/6.375>

L10-1

## Successive refinement & Modular Structure



Can we derive the 5-stage pipeline by successive refinement of a 2-stage pipeline?




Dave, Peter, Arvind

<http://csg.csail.mit.edu/6.375>

L10-2

# A 2-Stage Processor in RTL




- 1) Design Microarchitecture
- 2) Locate Datapaths/Memories and create modules
- 3) Identify Input/Output ports
- 4) Design the Controller (FSM)

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-3

# Designing a 2-Stage Processor with GAA




- 1) Design Microarchitecture
- 2) Locate Datapaths/Memories and create modules
- 3) Define Interface methods: read, action, action value

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-4

# CPU as one module



Method calls embody both data and control (i.e., protocol)



March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-5

# CPU as one module

```
module mkCPU#(Mem iMem, Mem dMem());
  // Instantiating state elements
  Reg#(Iaddress) pc <- mkReg(0);
  RegFile#(RName, Value) rf
    <- mkRegFileFull();
  SFIFO#(InstTemplate, RName) bu
    <- mkSFifo(findf);

  // Some definitions
  Instr instr = iMem.read(pc);
  Address predIa = pc + 1;

  // Rules
  rule fetch_decode ...
  rule execute ...
endmodule
```


you have seen  
this before

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-6

## A Modular organization: recursive modules



Modules call each other

- bu part of Execute
- rf and pc part of Fetch&Decode
- fetch delivers decoded instructions to Execute

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-7

## Recursive modular organization

```

module mkCPU2#(Mem iMem, Mem dMem)();
    Execute execute <- mkExecute(dMem, fetch);
    Fetch fetch <- mkFetch(iMem, execute);
endmodule

interface Fetch;
    method Action setPC (Iaddress cpc);
    method Action writeback (RName dst, Value v);
endinterface

interface Execute;
    method Action enqIt(InstTemplate it);
    method Bool stall(Instr instr)
endinterface
    
```

recursive calls

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-8

## Fetch Module

```
module mkFetch#(Execute execute) (Fetch);
  Instr  instr = iMem.read(pc);
  Iaddress predIa = pc + 1;

  Reg#(Iaddress) pc <- mkReg(0);
  RegFile#(RName, Bit#(32)) rf <- mkRegFileFull();

  rule fetch_and_decode (!execute.stall(instr));
    execute.enqIt(newIt(instr,rf));
    pc <= predIa;
  endrule

  method Action writeback(RName rd, Value v);
    rf.upd(rd,v);
  endmethod
  method Action setPC(Iaddress newPC);
    pc <= newPC;
  endmethod
endmodule
```

no change

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-9

## Execute Module

```
module mkExecute#(Fetch fetch) (Execute);

  SFIFO#(InstTemplate) bu <- mkSFifo(findf);
  InstTemplate it = bu.first;

  rule execute ...

  method Action enqIt(InstTemplate it);
    bu.enq(it);
  endmethod
  method Bool stall(Instr instr);
    return (stallfunc(instr,bu));
  endmethod
endmodule
```

no change

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-10

## Execute Module Rule

```
rule execute (True);
  case (it) matches
    tagged EAdd{dst:.rd,src1:.va,src2:.vb}: begin
      fetch.writeback(rd, va+vb); bu.deq();
    end
    tagged EBz {cond:.cv,addr:.av}:
      if (cv == 0) then begin
        fetch.setPC(av); bu.clear(); end
      else bu.deq();
    tagged ELoad{dst:.rd,addr:.av}: begin
      fetch.writeback(rd, dMem.read(av)); bu.deq();
    end
    tagged EStore{value:.vv,addr:.av}: begin
      dMem.write(av, vv); bu.deq();
    end
  endcase
endrule
```

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-11

## Issue

- ◆ A recursive call structure can be wrong in the sense of "circular calls"; fortunately the compiler can perform this check
- ◆ Unfortunately recursive call structure amongst modules is not supported by the compiler.


*So what should we do?*

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-12

# Connectable Methods




```
interface Get#(data_T);
  ActionValue#(data_T) get();
endinterface
```

```
interface Put#(data_T);
  Action put(data_T x);
endinterface
```

```
module mkConnection#(Get#(data_T) m1, Put#(data_T) m2) ();
  rule stitch(True);
    data_T res <- m1.get();
    m2.put(res);
  endrule
endmodule
```

m1 and m2 are separately compilable

# Connectable Organization



Each module is compilable separately

- bu still part of Execute
- rf still part of Fetch&Decode

stall:  
Get/Put?

*Can we automatically transform the recursive structure into this get-put structure?*

## Step 1: Break up Rules

only one recursive method call per rule ...


```
rule exec_EAdd(it matches EAdd{dst:.rd, op1:.va, op2:.vb});
    fetch.writeback(rd, va+vb); bu.deq();
endrule

rule exec_EBz_Taken (it matches EBz{cond:.cv, addr:.av}
    && cv == 0);
    fetch.setPC(av); bu.clear();
endrule

rule exec_EBz_NotTaken (it matches EBz{cond:.cv, addr:.av}
    && cv != 0);
    bu.deq();
endrule

rule exec_ELoad(it matches ELoad {dst:.rd, addr:.av});
    fetch.writeback(rd, dMem.read(av)); bu.deq();
endrule

rule exec_EStore(it matches EStore{value:.vv, addr:.av};
    dMem.write(av,vv); bu.deq();
endrule
```



Don't need to change these rules

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-15

## Step 2: Change a rule to a method

```
rule exec_EBz_Taken (it matches EBz{cond:.cv, addr:.av}
    && cv == 0);
    fetch.setPC(av); bu.clear();
endrule
```



```
method ActionValue#(IAddress) getNewPC()
    if ((it matches EBz{cond:.cv,addr:.av} &&& (cv == 0));
    bu.clear();
    return(av);
endmethod
```

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-16



## Step 2: Merging multiple rules into one method *not always easy*

```
rule exec_EAdd(it matches EAdd{dst:.rd, op1:.va, op2:.vb});  
    fetch.writeback(rd, va + vb); bu.deq();  
endrule  
rule exec_ELoad(it matches ELoad {dst:.rd, addr:.av});  
    fetch.writeback(rd, dMem.get(av)); bu.deq();  
endrule
```

Need to combine all calls to `fetch.writeback` into one method!

```
method Tuple2#(RName, Value) getWriteback() if (canDoWB);  
    bu.deq();  
    case (it) matches  
        tagged EAdd {dst:.rd, op1:.va, op2:.vb}:  
            return(tuple2(rd, va+vb));  
        tagged ELoad{dst:.rd, addr:.av}:  
            return(tuple2(rd, dMem.get(av)));  
        default:  
            return(?); // should never occur  
    endcase  
endmethod
```

`canDoWB` means (it) matches "Eadd or Eload"

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-17

## Step-1 is not always possible:

Example - Jump&Link instruction

```
rule exec_EJAL(it matches EJAL{rd:.rd, pc:.pc, addr:.av});  
    fetch.writeback(rd, pc);  
    fetch.setPC(av); bu.clear();  
endrule
```

RWire to the rescue

1. Create an RWire for each method
2. Replace calls with RWire writes
3. Connect methods to RWire reads
4. Restrict schedule to maintain atomicity

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-18

## Using RWires

```
rule exec_EBz_Taken (it matches EBz{cond:.cv, addr:.av})
    && cv == 0);
    PC_wire.wset(av); bu.clear();
endrule
```



```
method ActionValue#(IAddress) getNewPC()
    if (PC_wire.wget matches tagged Valid .x);
    return(x);
endmethod
```

Dangerous -- if the outsider does not pick up the value, it is gone!

Reading and writing of a wire is not an atomic action

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-19

## Jump&Link using RWires steps 1 & 2

```
Rwire#(Tuple2#(RName, Value)) wb_wire <- mkRWire();
Rwire#(IAddress) getPC_wire <- mkRWire();

rule exec_EJAL(it matches EJAL{rd:.rd, pc: .pc, addr:.av};
    wb_wire.wset(tuple2(rd, pc));
    getPC_wire.wset(av); bu.clear();
endrule

rule exec_EAdd(it matches EAdd{dst:.rd, op1:.va, op2:.vb});
    wb_wire.wset(tuple2(rd, va + vb)); bu.deq();
endrule

rule exec_EBz_Taken(it matches EBz{cond:.cv, addr:.av}
    && cv == 0);
    getPC_wire.wset(av); bu.clear();
endrule

rule exec_ELoad(it matches ELoad {dst:.rd, addr:.av});
    wb_wire.wset(tuple2(rd, dMem.get(av))); bu.deq();
endrule
```

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-20

## Jump&Link Connectable Version step 3

```
method ActionValue#(...) writeback_get()
  if (wb_wire.wget() matches tagged Valid .x);
  return x;
endmethod

method ActionValue#(Iaddress) setPC_get()
  if (getPC_wire.wget() matches tagged Valid .x);
  return x;
endmethod
```

Atomicity violations?

1. dropped values on RWires
2. Get-Put rule is no longer a single atomic action

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-21

## Recommendation

- ◆ If recursive modules is the natural way to express a design – do that first
- ◆ Transform it by turning some rules into methods
- ◆ Sometimes EHRs and bypass FIFO can solve the problem (we have not shown you this)
- ◆ If all fails resort to RWires

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-22

## Modular Structure

- ◆ Different modular structures generate the “same hardware”
  - modular structure choice is more about design convenience
- ◆ Recursive modular organizations are natural but
  - there are some theoretical complications
- ◆ Transforming a recursive structure into a non-recursive one is always possible using RWires but prides avenues for abuse

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-23

## Synchronous designs and modular structures

- ◆ A synchronous pipeline is difficult to “modularize”
  - Consider breaking up the two-stage synchronous pipeline into two modules
  - Current RTL methodologies do not permit modular refinement except for combinational subsystems
- ◆ Actual processor pipelines are often a mixture of synchronous and asynchronous parts

March 3, 2008

<http://csg.csail.mit.edu/6.375>

L10-24