






Design	Area (mm ²)	CLK Period	Throughput (1 symbol)	Latency	Nirav Da
Comb.	1.03	15 ns	15ns	15 ns	_ Mike Pella Man C Ng
Pipelined	1.46	7 ns	7 ns	21 ns	Will have run ~20
Folded	0.83	8 ns	24 ns 🛌	24 ns	 times fas for the same
S Folded 1 Radix	0.23	8 ns	408 ns *	408 ns	throughp



















































































<pre>'module mkTopLevel(Clock readClk, Reset readRst,</pre>	Full Example	
<pre>Top ifc); Reg# (Bit# (1)) up_down_bit <- mkReg(0,</pre>		readClk. Reset readRst
<pre>Reg# (Bit# (1)) up_down_bit <- mkReg(0,</pre>		
<pre>reset_by(readRst)) Reg# (Bit# (32)) cntr <- mkReg (0) ;</pre>		
<pre>Reg# (Bit# (32)) cntr <- mkReg (0) ;</pre>		clocked_by(readClk)
<pre>// Default Clocking Clock currentClk <- exposeCurrentClock ; SyncBitIfc sync <- mkSyncBit (readClk, readRst,</pre>		reset_by(readRst))
<pre>Clock currentClk <- exposeCurrentClock ; SyncBitIfc sync <- mkSyncBit (readClk, readRst,</pre>	Reg# (Bit# (32)) cntr <-	mkReg (0) ;
<pre>SyncBitIfc sync <- mkSyncBit (readClk, readRst,</pre>		// Default Clocking
<pre>currentClk) ; rule transfer (True) ; sync.send(up_down_bit); endrule rule countup (sync.read == 1) ; cntr <= cntr + 1;</pre>	Clock currentClk <- expos	eCurrentClock ;
<pre>rule transfer (True) ; sync.send(up_down_bit); endrule rule countup (sync.read == 1) ; cntr <= cntr + 1;</pre>	SyncBitIfc sync <- mkSyn	cBit (readClk, readRst,
<pre>sync.send(up_down_bit); endrule rule countup (sync.read == 1) ; cntr <= cntr + 1;</pre>		currentClk) ;
<pre>endrule rule countup (sync.read == 1) ; cntr <= cntr + 1;</pre>	<pre>rule transfer (True) ;</pre>	
<pre>rule countup (sync.read == 1) ; cntr <= cntr + 1;</pre>	sync.send(up_down_bit);
cntr <= cntr + 1;	endrule	
	rule countup (sync.read	== 1) ;
	cntr <= cntr + 1;	
endrule	endrule	







<pre>module mkTransmitter(Transmitter#(24,81)); function Action stitch(ActionValue#(a) x, function Action f(a v)); action let v <- x; f(v); endaction endfunction let controller <- mkController(); What is the let scrambler <- mkScrambler_48(); let conv_encoder <- mkConvEncoder_24_48(); let interleaver <- mkInterleaver(); let mapper <- mkMapper_48_64(); let ifft <- mkIFFT_Pipe(); let cyc_extender <- mkCyclicExtender(); rule controller2scrambler(True); stitch(controller.getData,scrambler.fromControl); endrule</pre>			
<pre>function Action f(a v)); action let v <- x; f(v); endaction endfunction let controller <- mkController(); What is the clock domain let conv_encoder <- mkScrambler_48(); let interleaver <- mkInterleaver(); let mapper <- mkMapper_48_64(); let ifft <- mkIFFT_Pipe(); let cyc_extender <- mkCyclicExtender(); rule controller2scrambler(True); stitch(controller.getData,scrambler.fromControl);</pre>			
<pre>action let v <- x; f(v); endaction endfunction let controller <- mkController(); What is the clock domain let conv_encoder <- mkConvEncoder_24_48(); let interleaver <- mkInterleaver(); let mapper <- mkMapper_48_64(); let ifft <- mkIFFT_Pipe(); let cyc_extender <- mkCyclicExtender(); rule controller2scrambler(True); stitch(controller.getData,scrambler.fromControl);</pre>		function Actio	
<pre>let controller <- mkController(); What is the let scrambler <- mkScrambler_48(); let conv_encoder <- mkConvEncoder_24_48(); let interleaver <- mkInterleaver(); let mapper <- mkMapper_48_64(); let ifft <- mkIFFT_Pipe(); let cyc_extender <- mkCyclicExtender(); rule controller2scrambler(True); stitch(controller.getData,scrambler.fromControl);</pre>	action let v		
<pre>let controller <= mkController(); let scrambler <- mkScrambler_48(); let conv_encoder <- mkConvEncoder_24_48(); let interleaver <- mkInterleaver(); let mapper <- mkMapper_48_64(); let ifft <- mkIFFT_Pipe(); let cyc_extender <- mkCyclicExtender(); rule controller2scrambler(True); stitch(controller.getData,scrambler.fromControl);</pre>			
<pre>let scrambler <- mkScrambler_48(); Clock domain let conv_encoder <- mkConvEncoder_24_48(); let interleaver <- mkInterleaver(); let mapper <- mkMapper_48_64(); let ifft <- mkIFFT_Pipe(); let cyc_extender <- mkCyclicExtender(); rule controller2scrambler(True); stitch(controller.getData,scrambler.fromControl);</pre>	let controller	<- mkController();	
<pre>let interleaver <- mkInterleaver(); let mapper <- mkMapper_48_64(); let ifft <- mkIFFT_Pipe(); let cyc_extender <- mkCyclicExtender(); rule controller2scrambler(True); stitch(controller.getData,scrambler.fromControl);</pre>			, clock domain
<pre>let mapper <- mkMapper_48_64(); let ifft <- mkIFFT_Pipe(); let cyc_extender <- mkCyclicExtender(); rule controller2scrambler(True); stitch(controller.getData,scrambler.fromControl);</pre>	let conv_encoder	<pre>- mkConvEncoder_24_</pre>	_48();
<pre>let ifft <- mkIFFT_Pipe(); let cyc_extender <- mkCyclicExtender(); rule controller2scrambler(True); stitch(controller.getData,scrambler.fromControl);</pre>	let interleaver	<- mkInterleaver();	
<pre>let cyc_extender <- mkCyclicExtender(); rule controller2scrambler(True); stitch(controller.getData,scrambler.fromControl);</pre>	let mapper	<- mkMapper_48_64()	;
<pre>rule controller2scrambler(True); stitch(controller.getData,scrambler.fromControl);</pre>	let ifft	<- mkIFFT_Pipe();	
<pre>stitch(controller.getData,scrambler.fromControl);</pre>	let cyc_extender	<pre>c <- mkCyclicExtender</pre>	();
	rule controller2	<pre>?scrambler(True);</pre>	•
endrule	stitch(contr	coller.getData,scramb	<pre>ler.fromControl);</pre>
	endrule		
	2008	http://csq.csail.mit.edu/6.375	

Th	e Trans	smitter	
module	mkTransmitter	(Transmitter#(24,81));	
let let let let	clockdiv52 <- clk13th = c clk52nd = c reset13th <- m	<pre>mkClockDivider(13); mkClockDivider(52); clockdiv13.slowClock; clockdiv52.slowClock; kAsyncResetFromCC(0, clk kAsyncResetFromCC(0, clk</pre>	
let	scrambler <	<pre>c- mkController(); c- mkScrambler_48(); c- mkConvEncoder_24_48();</pre>	How should we 1. Generate these
let	interleaver <	<pre>- mkInterleaver(); - mkMapper_48_64();</pre>	2. Pass them to modules
let	ifft <	<pre>x = mkIFFT_Pipe(); x = mkCyclicExtender();</pre>	
	controller2so	crambler(True);	
endı		ler.getData,scrambler.fr	comControl);
rch 7, 2008		http://csq.csail.mit.edu/6.375	112-

The Transmitter	(after)
module mkTransmitter(Transmitter#(24,81))	
	What about rules
<pre>let clockdiv13 <- mkClockDivider(13);</pre>	involving clock domain
<pre>let clockdiv52 <- mkClockDivider(52);</pre>	crossing?
<pre>let clk13th = clockdiv13.slowClock; let clk52nd = clockdiv52.slowClock;</pre>	crossing:
<pre>let clk52nd = clockdlv52.slowclock; let reset13th <- mkAsyncResetFromCC(0, </pre>	alk12+b).
let reset52nd <- mkAsyncResetFromCC(0,	
let controller <- mkController(clocke	d_by clk13th,
reset_	by reset13th);
let scrambler <- mkScrambler_48(");
<pre>let conv_encoder <- mkConvEncoder_24_48</pre>	(");
let interleaver <- mkInterleaver (" .);
let mapper <- mkMapper_48_64 (");
<pre>let ifft <- mkIFFT_Pipe();</pre>	
<pre>let cyc_extender <- mkCyclicExtender(cl</pre>	ocked_by clk52nd,);
rule controller2scrambler(True);	
stitch(controller.getData, scramble	r.fromControl);
endrule	
more rules	

