


# Physical Design - 1




Arvind  
 Computer Science & Artificial Intelligence Lab  
 Massachusetts Institute of Technology

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-1

## 6.375 Standard Cell Design Flow



# Metrics for Chip "Quality"

## ◆ Area

- Size affects manufacturing and packaging costs

## ◆ Performance

- Does chip meet market performance goals?

## ◆ Power

- Peak power affects packaging cost (current supply, heat removal)
- Energy usage affects battery life

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-3

# Iron Law of Performance

$$\text{Performance} = \frac{\text{Operations}}{\text{Clock Cycle}} \times \frac{\text{Clock Cycles}}{\text{Second}}$$

*Concurrency in  
RTL Design*

*Clock Frequency of  
Physical Design*

*These are not independent  
parameters!*

Clock frequency set by delay of circuit  
components in critical path

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-4

# What is synthesis ?

- ◆ Synthesis tools (e.g., Design Compiler) converts RTL into gate level netlist given a gate library
  - infer logic and state elements
    - ◆ Rather straightforward unless the language semantics complicate it
  - perform technology-independent optimizations
    - ◆ logic simplification, state assignment, ...
  - map elements to the target technology
  - perform technology-dependent optimizations
    - ◆ multi-level logic optimization, choose gate strengths to achieve speed goals, ...


March 14, 2008

<http://csg.csail.mit.edu/6.375/>


L15-5

# Logic Synthesis

```
assign z = (a & b) | c;
```




```
// dataflow  
assign z = sel ? a : b;
```



```
wire [3:0] x,y,sum;  
wire cout;  
assign {cout,sum} = x + y;
```

As a default + is implemented as a ripple carry editor



March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-6

# Technology-independent optimizations

- ◆ Two-level boolean minimization
  - Quine-McCluskey
- ◆ Optimizing finite state machines
  - look for an equivalent FSM that has fewer states
  - Choose an FSM state encodings that minimizes the size of state storage + size of logic to implement next state and output functions).

None of these operations is completely isolated from the target technology. But experience has shown that it's advantageous to reduce the size of the problem as much as possible before starting the technology-dependent optimizations


March 14, 2008

<http://csg.csail.mit.edu/6.375/>


L15-7

# Mapping to target technology

Problem statement: find an "optimal" mapping of this circuit:



Into this library:



Popular approach: DAG covering (K. Keutzer)

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-8


# A library of gates

	Element/Area Cost		Tree Representation (normal form)	
INVERTER	2			
NAND2	3			
NAND3	4			8
NAND4	5			13
				13
AOI21	4			10
AOI22	5			11

March 14, 2008

L15-9

# Possible implementations



Is there a systematic way to arrive at the optimal answer?


March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-10

# Use dynamic programming!

Optimal cover for a tree consists of a best match at the root of the tree plus the optimal cover for the sub-trees starting at each input of the match.




Complexity:  $O(N)$   
 we only need to consider a best-cost match at the root of the tree (constant time in the number of matched cells), plus the optimal cover for the subtrees starting at each input to the match (constant time in the fanin of each match)

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-11

# Optimal tree covering example







March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-12

## Example *cont.*






March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-13

## Example *cont.*



Our final answer matches our earlier intuitive cover

Refinements: timing optimization incorporating load-dependent delays, optimization for low power

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-14

# DAG Covering

2-input NAND gates  
+ inverters

- ◆ Represent input netlist in *normal form* ("subject DAG")
- ◆ Represent each library gate in normal form ("primitive DAGs").
- ◆ Goal: find a minimum cost covering of the subject DAG by the primitive DAGs.
  - If the subject and primitive DAGs are *trees*, use dynamic programming for finding the optimum cover
  - Partition subject DAG into a forest of trees (each gate with fanout > 1 becomes root of a new tree), generate optimal solutions for each tree, stitch solutions together

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-15

# Technology-dependent optimizations



- ◆ Additional library components: more complex cells may be slower but will reduce area for logic off the critical path.
- ◆ Load buffering: adding buffers/inverters to improve load-induced delays along the critical path
- ◆ Resizing: Resize transistors in gates along critical path
- ◆ Retiming: change placement of latches/registers to minimize overall cycle time
- ◆ Increase routability over/through cells: reduce routing congestion.

March 14, 2008


<http://csg.csail.mit.edu/6.375/>

L15-16





## Which gate topology and transistor sizing is optimal?



Given a logic function, there are many possible logic gate topologies and transistor sizings.


1. What is the optimal transistor sizing?
2. What is the optimal number of logic stages?

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-19

## Basic CMOS Components




March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-20

# FET = Field-Effect Transistor

A four terminal device (gate, source, drain, bulk)



Inversion: A vertical field creates a channel between the source and drain.


Conduction: If a channel exists, a horizontal field causes a drift current from the drain to the source.

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-21

# RC modeling of delay in MOSFET transistors




- ◆ Increase Width ( $W$ )  $\Rightarrow$  Increase current  $\Rightarrow$  Decrease  $R_{eff}$
- ◆ Increase Length ( $L$ )  $\Rightarrow$  Decrease current  $\Rightarrow$  Increase  $R_{eff}$
- ◆  $C_{gate}$  proportional to  $(W \times L)$  and  $C_{drain}$  proportional to  $W$

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-22

# The most basic CMOS gate is an inverter




March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-23

# RC model for an inverter




March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-24

## Charging time (0 → 1)




Charge RC Time Constant  
 $T_{PLH} = R_{eff} \times (C_d + C_L)$

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-25

## Discharging time (1 → 0)



Discharge RC Time Constant  
 $T_{PHL} = R_{eff} \times (C_d + C_L)$

March 14, 2008

<http://csg.csail.mit.edu/6.375/>



L15-26

# Larger gates are faster

decrease  $R_{eff}$  (but increase  $C_d$ !)

Process gen =  $0.25\mu\text{m}$   
 Supply voltage = 5V  
 Min width NMOS =  $0.5\mu\text{m}$

Param	Value	Units
$C_{d,N}/\mu\text{m}$	1.42	fF/ $\mu\text{m}$
$C_{d,P}/\mu\text{m}$	2.40	fF/ $\mu\text{m}$
$C_{g,N}/\mu\text{m}$	1.55	fF/ $\mu\text{m}$
$C_{g,P}/\mu\text{m}$	1.48	fF/ $\mu\text{m}$
$R_{\mu\text{m}}^{eff,N} \times$	4.93	$\text{k}\Omega/\mu\text{m}$
$R_{\mu\text{m}}^{eff,P} \times$	10.83	$\text{k}\Omega/\mu\text{m}$



$$C_d = (0.5 \times 1.42) + (1 \times 2.40) = 3.11 \text{ fF}$$



$$C_L = (0.5 \times 1.55) + (1 \times 1.48) = 2.26 \text{ fF}$$

$$C_d + C_L = 5.37 \text{ fF}$$

$$T_{PLH} = 2.2 \times (10.83/1) \times 5.37 = 128 \text{ ps}$$

$$T_{PHL} = 2.2 \times (4.93/0.5) \times 5.37 = 116 \text{ ps}$$

Double size of driver



$$C_d = (1 \times 1.42) + (2 \times 2.40) = 3.66 \text{ fF}$$

$$C_L = (0.5 \times 1.55) + (1 \times 1.48) = 2.26 \text{ fF}$$

$$C_d + C_L = 5.92 \text{ fF}$$


$$T_{PLH} = 2.2 \times (10.83/2) \times 5.92 = 70.5 \text{ ps}$$

$$T_{PHL} = 2.2 \times (4.93/1) \times 5.92 = 64.2 \text{ ps}$$




Ignores the fact that previous gate now must drive a bigger gate capacitance!

# Bigger gates: NAND, NOR


NAND Gate



NOR Gate



## Unit-less delay (d) of gates with equal drive strength (Reff)



**Inverter**  
delay = 2.67

**NAND**  
delay = 3.67

**NOR**  
delay = 3.67


↑  
Less parasitic drain  
capacitance ( $C_d$ )  
loading output

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-29

## Unit-less delay (d) of gates with similar area



**Inverter**  
delay = 2.11

**NAND**  
delay = 4.67

**NOR**  
delay = 5.33


↑  
PMOS worse than  
NMOS, series path is  
limiter

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-30

# Optimal sizing and delays for example topologies




[ For more explanation of how these numbers were derived, see Logical Effort link in lab handout ]

March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-31

# How many stages of inverters are required to drive a load?




March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-32



# A Lumped $\Pi$ model of a wire



$$\text{Delay} \propto R_{\text{driver}} \times \frac{C_w}{2} + (R_{\text{driver}} + R_w) \times \left( \frac{C_w}{2} + C_{\text{load}} \right)$$

- ◆  $R_w$  is lumped resistance of the wire
- ◆  $C_w$  is lumped capacitance;
  - Partition half of  $C_w$  at each end

March 14, 2008


<http://csg.csail.mit.edu/6.375/>

L15-33

# Estimate the rise time of node A

Process gen =  $0.25\mu\text{m}$   
 Supply voltage =  $5\text{V}$   
 Min width NMOS =  $0.5\mu\text{m}$

Param	Value	Units
$C_{d,N} / \mu\text{m}$	1.42	fF/ $\mu\text{m}$
$C_{d,P} / \mu\text{m}$	2.40	fF/ $\mu\text{m}$
$C_{g,N} / \mu\text{m}$	1.55	fF/ $\mu\text{m}$
$C_{g,P} / \mu\text{m}$	1.48	fF/ $\mu\text{m}$
$C_{A,M2} / \mu\text{m}^2$	0.016	fF/ $\mu\text{m}^2$
$C_{L,M2} / \mu\text{m}$	0.084	fF/ $\mu\text{m}$
$R_{\text{eff},N} \times \mu\text{m}$	4.93	k $\Omega$ / $\mu\text{m}$
$R_{\text{eff},P} \times \mu\text{m}$	10.83	k $\Omega$ / $\mu\text{m}$
$R_{M2} / \text{sq}$	0.07	$\Omega$ /sq



$$C_g = (0.5 \times 1.55) + (1 \times 1.48) = 2.26 \text{ fF}$$

$$C_d = (4 \times 1.42) + (8 \times 2.40) = 24.88 \text{ fF}$$

$$R_p = 10.83/8 = 1.35 \text{ k}\Omega$$

$$R_w = (250 / 0.25) \times 0.07 = 70 \Omega$$

$$C_w = ((250 \times 0.25) \times 0.0016) + (250 \times 0.084) = 21.14 \text{ fF}$$

$$T_{\text{PLH}} = 2.2 \times (1350 \times (21.14/2 + 24.88) + (1350 + 70) \times (21.14/2 + 2.26)) = 66\text{ps}$$

March 14, 2008


<http://csg.csail.mit.edu/6.375/>

L15-34


# Adding buffers

Process gen = 0.25 $\mu$ m  
 Supply voltage = 5V  
 Min width NMOS = 0.5 $\mu$ m

Param	Value	Units
$C_{d,N} / \mu\text{m}$	1.42	fF/ $\mu\text{m}$
$C_{d,p} / \mu\text{m}$	2.40	fF/ $\mu\text{m}$
$C_{g,N} / \mu\text{m}$	1.55	fF/ $\mu\text{m}$
$C_{g,p} / \mu\text{m}$	1.48	fF/ $\mu\text{m}$
$C_{A,M2} / \mu\text{m}^2$	0.016	fF/ $\mu\text{m}^2$
$C_{L,M2} / \mu\text{m}$	0.084	fF/ $\mu\text{m}$
$R_{\text{eff},N} \times \mu\text{m}$	4.93	k $\Omega$ / $\mu\text{m}$
$R_{\text{eff},P} \times \mu\text{m}$	10.83	k $\Omega$ / $\mu\text{m}$
$R_{M2} / \text{sq}$	0.07	$\Omega$ /sq



Should we have a few big stages or many small stages?




March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-35

# A good rule-of-thumb is to target a stage effort around four




Minimum delay when:

- Stage effort = logical effort x electrical effort  $\approx 3.4$ -3.8
- Some derivations use  $e = 2.718..$  - this ignores parasitics
- Broad optimum, stage efforts of 2.4-6.0 within 15-20% of minimum

Fan-out-of-four (FO4) is convenient design size ( $\sim 5\tau$ )

**FO4 delay: Delay of inverter driving four copies of itself**



March 14, 2008

<http://csg.csail.mit.edu/6.375/>

L15-36