


Physical Design – 2: Clock and Power



Arvind
Computer Science & Artificial Intelligence Lab
Massachusetts Institute of Technology



March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-1

Digital System Need Timing Conventions ...

- ◆ about when a receiver can sample an incoming data value
 - synchronous systems use a common clock
 - asynchronous systems encode "data ready" signals alongside, or encoded within, data signals
- ◆ for when it's safe to send another value
 - synchronous systems, on next clock edge (after hold time)
 - asynchronous systems, acknowledge signal from receiver




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-2

Clock Domains

Most large ASICs, and systems built with these ASICs, have several synchronous clock domains connected by asynchronous communication channels



We'll focus on a single synchronous clock domain in this class

March 17, 2008


<http://csg.csail.mit.edu/6.375/>

L16-3

Clocked Storage Elements


◆ Transparent Latch, Level Sensitive

- data passes through when clock is high, latched when low



◆ D-Type Register or Flip-Flop, Edge-Triggered

- data captured on rising edge of clock, held for rest of cycle




Can also have
 - latch transparent on clock low
 - negative-edge triggered flip-flop

csg.csail.mit.edu/6.375/

L16-4

Flip-Flop Timing Parameters




- ◆ $T_{\text{CQmin}}/T_{\text{CQmax}}$
 - propagation of D→Q at clock edge
- ◆ $T_{\text{setup}}/T_{\text{hold}}$
 - define window around rising clock edge during which data must be steady to be sampled correctly
 - either setup or hold time can be negative

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-5

Edge-Triggered Timing Constraints



- ◆ Slow path timing constraint

$$T_{\text{cycle}} \geq T_{\text{CQmax}} + T_{\text{Pmax}} + T_{\text{setup}}$$
 - can always work around slow path by using slower clock
- ◆ Fast path timing constraint

$$T_{\text{CQmin}} + T_{\text{Pmin}} \geq T_{\text{hold}}$$
 - bad fast path cannot be fixed without redesign!
 - might have to add delay into paths to satisfy hold time


March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-6

Clock Distribution

Cannot really distribute clock instantaneously with a perfectly regular period





March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-7

Clock Skew: Spatial Clock Variation

Clock Skew
Difference in clock arrival time at two spatially distinct points




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-8

Clock Jitter: Temporal Clock Variation




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-9

How do clock skew and jitter arise?




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-10

Clock Distribution with Clock Grids




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-11

Clock Distribution with Clock Trees



March 17, 2008


<http://csg.csail.mit.edu/6.375/>

L16-12

Clock Distribution Example:

Active deskewing in Intel Itanium

Active Deskew Circuits (cancels out systematic skew)
Phase Locked Loop (PLL)



March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-13

Reducing Clock Distribution Problems

- ◆ Use latch-based design
 - Time borrowing helps reduce impact of clock uncertainty
 - Timing analysis is more difficult
 - Rarely used in fully synthesized ASICs, but sometimes in datapaths of otherwise synthesized ASICs
- ◆ Make logical partitioning match physical partitioning
 - Limits global communication where skew is usually the worst
 - Helps break distribution problem into smaller subproblems
- ◆ Use globally asynchronous, locally synchronous design
 - Divides design into synchronous regions which communicate through asynchronous channels
 - Requires overhead for inter-domain communication
- ◆ Use asynchronous design
 - Avoids clocks all together
 - Incurs its own forms of control overhead

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-14

Clock Tree Synthesis for ASICs


- ◆ Modern back-end tools include clock tree synthesis
 - Creates balanced RC-trees
 - Uses special clock buffer standard cells
 - Can add clock shielding
 - Can exploit useful clock skew
- ◆ Automatic clock tree generation still results in significantly worse clock uncertainties as compare to hand-crafted custom clock trees
 - Modern high-performance processors have clock distribution with <10ps skew at 250ps cycle-time (4GHz)

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-15

Clock tree synthesis using commercial tools: *an example*




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-16

Clock tree synthesis using commercial tools: *an example*




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-17

Power has been increasing rapidly



[Source: Intel]

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-18

Power Dissipation Problems

◆ Power dissipation is limiting factor in many systems

- Battery weight and life for portable devices
- Packaging and cooling costs for tethered systems
- Case temperature for laptop/wearable computers
- Fan noise for media hubs

Cellphone

- 3 Watt total power limit
 - any more and customers complain
- Battery life/size/weight are strong product differentiators

Internet data center


- ~8,000 servers
- ~2 MegaWatts
- 25% of operational cost is electricity for supplying power and air-conditioning to remove heat

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-19

RC model of an Inverter can also be used to understand the energy consumption



Dynamic power

$$\begin{aligned}
 E_{0 \rightarrow 1} &= \int_0^T P(t) dt = V_{DD} \int_0^T I(t) dt = V_{DD} \int_0^T \frac{dQ}{dt} dt \\
 &= V_{DD} \int_0^T C \frac{dV}{dt} dt = V_{DD} \int_0^{V_{DD}} (C_d + C_L) dV_{out} \\
 &= (C_d + C_L) V_{DD}^2 = CV_{DD}^2
 \end{aligned}$$


- ◆ During 0→1 transition, energy CV_{DD}^2 removed from power supply
- ◆ After transition, $1/2 CV_{DD}^2$ stored in capacitor, the other $1/2 CV_{DD}^2$ was dissipated as heat in pullup resistance
- ◆ The $1/2 CV_{DD}^2$ energy stored in capacitor is dissipated in the pulldown resistance on next 1→0 transition

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-20

Other types of power consumption




Short Circuit Current	Fast edges keep to <10% of cap charging current
Subthreshold Leakage	Approaching 10-40% of active power
Diode Leakage	Usually negligible
Gate Leakage	Was negligible, increasing due to thin gate oxides

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-21

Dynamic and Static power



Dynamic Power

Switching power used to charge up load capacitance

$$P_{\text{dynamic}} = \alpha f (1/2) C V_{\text{DD}}^2$$

Activity Factor (transitions/cycle) Clock Frequency

Static Power

Subthreshold leakage power when transistor is "off"

$$P_{\text{static}} = V_{\text{DD}} I_{\text{off}}$$

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-22

Reducing Dynamic Power (1)

$$P_{\text{dynamic}} = \alpha f (1/2) C V_{\text{DD}}^2$$

Reduce Activity

- Clock gating so clock node of inactive logic doesn't switch
- Data gating so data nodes of inactive logic doesn't switch
- Bus encodings to minimize transitions
- Balance logic paths to avoid glitches during settling

Reduce Frequency

- Doesn't save energy, just reduces rate at which it is consumed
- Lower power means less heat dissipation but must run longer

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-23

Reducing Dynamic Power (2)

$$P_{\text{dynamic}} = \alpha f (1/2) C V_{\text{DD}}^2$$

Reduce Switched Capacitance

- Careful transistor sizing (small transistors off critical path)
- Tighter layout (good floorplanning)
- Segmented bus/mux structures

Reduce Supply Voltage

- Need to lower frequency as well – quadratic+ power savings
- Can lower statically for cells off critical path
- Can lower dynamically for just-in-time computation

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-24

Reducing Static Power

$$P_{\text{static}} = V_{\text{DD}} I_{\text{OFF}}$$

Reduce Supply Voltage

- In addition to dynamic power reduction, reducing Vdd can help reduce static power

Reduce Off Current

- Increase length of transistors off critical path
- Use high-Vt cells off critical path (extra Vt increases fab costs)
- Use stacked devices (complex gates)
- Use power gating (i.e. switch off power supply with large transistor)



March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-25

Clock gating

- ◆ Don't clock flip-flop if not needed
- ◆ Avoids transitioning downstream logic
- ◆ Enable adds control logic complexity
- ◆ Pentium-4 has hundreds of gated clock domains




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-26

Data gating




Could use transparent latch instead of AND gate to reduce number of transitions, but would be bigger and slower.

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-27

Voltage Scaling to trade Energy for Delay



Both static and dynamic voltage scaling is possible

Delay rises sharply as supply voltage approaches V_t

Source: Horowitz [1]
March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-28

Parallelism Reduces Energy

8-bit adder/compare

- 40MHz at 5V, area = 530 $\text{k}\mu^2$
- Base power P_{ref}

Two parallel interleaved adder/cmp units


- 20MHz at 2.9V, area = 1,800 $\text{k}\mu^2$ (3.4x)
- Power = 0.36 P_{ref}

One pipelined adder/cmp unit

- 40MHz at 2.9V, area = 690 $\text{k}\mu^2$ (1.3x)
- Power = 0.39 P_{ref}

Pipelined and parallel


- 20MHz at 2.0V, area = 1,961 $\text{k}\mu^2$ (3.7x)
- Power = 0.2 P_{ref}



Chandrakasan et al, IEEE JSSC 27(4), April 1992 <http://csg.csail.mit.edu/6.375/>

L16-29

Voltage Scaling Example



[STC1 32-bit RISC Processor + SRAM in TSMC 180nm ASIC process]

March 17, 2008 <http://csg.csail.mit.edu/6.375/>

L16-30

Reducing Power in ASIC Designs (1)

- ◆ Minimize activity
 - Automatic clock gating is possible if tools can infer gating from HDL
 - Partition designs so minimal number of components activated to perform each operation
- ◆ Use lowest voltage and slowest frequency necessary to reach target performance
 - Use pipelined and parallel architectures if possible

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-31

Reducing Power in ASIC Designs (2)

- ◆ Reducing switched capacitance
 - Design efficient RTL! Biggest savings come from picking better hardware algorithms to reduce power and area
 - Floorplan units to reduce length of power-hungry global wires
- ◆ Optimizing for static power
 - Reduce amount of logic required for function, multiplex units
 - Partition design such that components can be power-gated or have independent voltage supplies
 - Modern standard cell libraries include low-power cells, high-VT cells, and low-VT cells – tools can automatically replace non-critical cells to optimize for static power

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-32

Power Distribution




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-33

Power Distribution

Possible IR drop across power network




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-34

IR drop can be static or dynamic




March 17, 2008


<http://csg.csail.mit.edu/6.375/>

L16-35


Power Distribution-Custom Approach: Carefully tailor power network



Routed power distribution on two stacked layers of metal (one for VDD, one for GND). OK for low-cost, low-power designs with few layers of metal.



Power Grid. Interconnected vertical and horizontal power bars. Common on most high-performance designs. Often well over half of total metal on upper thicker layers used for VDD/GND.




Dedicated VDD/GND planes. Very expensive. Only used on Alpha 21264. Simplified circuit analysis. Dropped on subsequent Alphas.

March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-36

Power Distribution-ASIC Approach: Strapping & rings for standard cells




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-37

Power Distribution- ASIC Approach: Power rings partition the power problem




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-38

Example: Power distribution network using commercial tools




March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-39

Example: Power distribution network using commercial tools



March 17, 2008

<http://csg.csail.mit.edu/6.375/>

L16-40