

FPGAs


K. Elliott Fleming
Computer Science & Artificial Intelligence Lab
Massachusetts Institute of Technology

3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-01

FPGA: A Sea of Resources



3/4/2009

<http://csg.csail.mit.edu/6.375>


L11-2

What can we build?

Resource	DE2-70	DE3	802.11ag	SMIPS V2
Logic Elements	68416	135200	85924	6501
Registers	70234	270400	42107	2841
SRAM	250 (4K)	1040 (9k)	265 (9K)	226(4K)
Multipliers	300	576	321	0
Clock Buffers	16	32	7	5
PLL	4	8	1	0
Lines of Code			8762	1603


- Very complex systems

Logic Block: Building functionality



Slice: Look-up Table

- ◆ Arbitrary Logic
 - Program flipflops
 - Use inputs to select
- ◆ Can we make a ROM?
- ◆ Can we make a RAM?
 - Just add enable logic




3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-5

Reconfigurable Wiring

- ◆ 2D Mesh Grid
 - Local connections made by driving powerful transistors
 - Switches route across dimensions
- ◆ Heterogeneous wire length
 - Many wires to nearby cells
 - Few long-length wires




3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-6

SMIPS System




3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-7

SMIPS Infrastructure



3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-8

SMIPS Infrastructure

- ◆ Bus Interface Logic
 - Avalon Master/Slave
- ◆ Cbus Devices
 - `mkCBusWideRegRW(addr, reg);`
 - Many interfaces (Get, RegFile, etc.)
 - Mechanism for building memory map automatically
 - Some C drivers included

3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-9

Demonstration

- ◆ Synplify Pro
- ◆ Quartus II
- ◆ Nios-II IDE

3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-10

Cryptosort: Think Different

- ◆ Large (.5 GB) encrypted database
 - Decrypt Database
 - Sort Database on key
 - Encrypt Database
- ◆ Do it fast, on an FPGA
 - Design principals differ from ASIC
 - Must be aware of FPGA hardware


Joint with Myron King, Man Cheuk Ng

3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-11

From Problem:




Encryption and Decryption with AES

3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-12

Cryptosort Architecture:




3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-13

Engineering the Merge Tree



3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-14

Refining the Module

- ◆ Naive implementation: exponential resource usage
 - Each comparator takes 3% of slices
 - At most, fit 3 levels
- ◆ Key observation:
 - Throughput is rate-limited by final 2-to-1 merge step


This means each level only needs to perform one comparison per cycle

3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-15

Sharing the Comparator: Idea



Loop:

Choose non-empty input pair corresponding to output fifo with room (scheduling)
Compare the fifo heads
Dequeue the smaller one and put it on output fifo

But we introduce a comparator scheduling problem


3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-16

Sharing the Comparator: Physical Implementation Issues

- ◆ Not enough regs
 - Each BRAM contains multiple FIFOs
- ◆ Aggressive clock
 - Single cycle scheduling is impossible
- ◆ Enq happens several cycles after scheduling
 - Credit based flow control





3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-17

Layout:



3/4/2009

<http://csg.csail.mit.edu/6.375>

L11-18