



roject Schedule		
Weekl	y project meetings a	and deadlines
Interm followi	nediate reports due ng schedule:	according to
Date	Task	Report
Mar 16		Preliminary proposal
April 01	High-level Design & Arch	Final proposal with diagram
Apr 08	Detailed Microarchitecture	Testing plan
Apr 22	Routable Implementation	Synthesis report (SR)
Apr 29	Simulation Demonstration	Perf expectations, tuning & SI
May 06	FPGA Demonstration	Design exploration plan & SR
May 13	Project Presentation	
		Desired Descent



Status of the PowerPC Project

- Single-threaded PowerPC pipeline optimized for FPGA implementation
- It can execute sample code at 125MHz
- It has a FIFO memory interface that connects it to the DDR2 memory controller
- It also has a PLB slave interface for gathering statistics

























References

www.freescale.com/files/dsp/doc/app_note/AN3059.pdf
www.winlab.rutgers.edu/~spasojev/courses/projects/CE_OFDM.ppt





















* S. Rixner, et. al, Memory Access Scheduling, In ISCA '00.