

Simple Synchronous Pipelines


Arvind
Computer Science & Artificial Intelligence Lab
Massachusetts Institute of Technology

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-1

Pipelining a block



Clock: $C < P \approx FP$

Area: $FP < C < P$


Throughput: $FP < C < P$

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-2

Synchronous Pipeline



```


rule sync-pipeline (True);
if (inQ.notEmpty())
  begin sReg1 <= Valid f1(inQ.first()); inQ.deq(); end
  else sReg1 <= Invalid;
case (sReg1) matches
  tagged Valid .sx1: sReg2 <= Valid f2(sx1);
  tagged Invalid: sReg2 <= Invalid;
case (sReg2) matches
  tagged Valid .sx2: outQ.enq(f3(sx2));
endrule
  
```

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-3

Generalization: n -stage pipeline



```


rule sync-pipeline (True);
if (inQ.notEmpty())
  begin sReg[1] <= Valid f(1,inQ.first()); inQ.deq(); end
  else sReg[1] <= Invalid;
for(Integer i = 2; i < n; i=i+1) begin
  case (sReg[i-1]) matches
  tagged Valid .sx: sReg[i] <= Valid f(i-1,sx);
  tagged Invalid: sReg[i] <= Invalid; endcase end
case (sReg[n]) matches
  tagged Valid .sx: outQ.enq(f(n,sx)); endcase
endrule
  
```

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-4

Pipelining a block




February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-5

Folded pipeline



```

rule folded-pipeline (True);
  if (stage==0)
    begin sxIn= inQ.first(); inQ.deq(); end
  else   sxIn= sReg;
  sxOut = f(stage,sxIn);
  if (stage==n-1) outQ.enq(sxOut);
  else sReg <= sxOut;
  stage <= (stage==n-1)? 0 : stage+1;
endrule
    
```


Need type declarations for sxIn and sxOut

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-6

Folded pipeline: stage function f



- ◆ The Twiddle constants can be expressed in a table or in a case or nested case expression

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-7

Superfolded pipeline

One Bfly-4 case

- ◆ f will be invoked for 48 dynamic values of stage
 - each invocation will modify 4 numbers in sReg
 - after 16 invocations a permutation would be done on the whole sReg

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-8

Superfolded pipeline: stage function f

```
function Vector#(64, Complex) stage_f
  (Bit#(2) stage, Vector#(64, Complex) stage_in);
begin
  for (Integer i = 0; i < 16; i = i + 1)
    begin Bit#(2) stage
      Integer idx = i * 4;
      let twid = getTwiddle(stage, fromInteger(i));
      let y = bfly4(twid, stage_in[idx:idx+3]);
      stage_temp[idx] = y[0]; stage_temp[idx+1] = y[1];
      stage_temp[idx+2] = y[2]; stage_temp[idx+3] = y[3];
    end
  //Permutation
  for (Integer i = 0; i < 64; i = i + 1)
    stage_out[i] = stage_temp[permute[i]];
  end
  return(stage_out);
endfunction
```

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-9

Code for the Superfolded pipeline stage function

```
function SVector#(64, Complex) f
  (Bit#(6) stagei, SVector#(64, Complex) stage_in);
  let i = stagei `mod` 16;
  let twid = getTwiddle(stagei `div` 16, i);
  let y = bfly4(twid, stage_in[i:i+3]);

  let stage_temp = stage_in;
  stage_temp[i] = y[0];
  stage_temp[i+1] = y[1];
  stage_temp[i+2] = y[2];
  stage_temp[i+3] = y[3];

  let stage_out = stage_temp;
  if (i == 15)
    for (Integer i = 0; i < 64; i = i + 1)
      stage_out[i] = stage_temp[permute[i]];
    return(stage_out);
  endfunction
```

One Bfly-4 case

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-10

802.11a Transmitter

[MEMOCODE 2006] Dave, Gerding, Pellauer, Arvind

Design Block	Lines of Code (BSV)	Relative Area
Controller	49	0%
Scrambler	40	0%
Conv. Encoder	113	0%
Interleaver	76	1%
Mapper	112	11%
IFFT	95	85%
Cyc. Extender	23	3%

Complex arithmetic libraries constitute another 200 lines of code

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-11

802.11a Transmitter Synthesis results (Only the IFFT block is changing)

IFFT Design	Area (mm ²)	Throughput Latency (CLKs/sym)	Min. Freq Required
Pipelined	5.25	04	1.0 MHz
Combinational	4.91	04	1.0 MHz
Folded (16 Bfly-4s)	3.97	04	1.0 MHz
Super-Folded (8 Bfly-4s)	3.69	06	1.5 MHz
SF(4 Bfly-4s)	2.45	12	3.0 MHz
SF(2 Bfly-4s)	1.84	24	6.0 MHz
SF (1 Bfly4)	1.52	48	12 MHz

The same source code

All these designs were done in less than 24 hours!

TSMC .18 micron; numbers reported are before place and route.

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-12

Why are the areas so similar

- ◆ Folding should have given a 3x improvement in IFFT area
- ◆ BUT a constant twiddle allows low-level optimization on a Bfly-4 block
 - a 2.5x area reduction!

Language notes

- ◆ Pattern matching syntax
- ◆ Vector syntax
- ◆ Implicit conditions
- ◆ Static vs dynamic expression

Pattern-matching: A convenient way to extract datastructure components

```
typedef union tagged {  
    void Invalid;  
    t Valid;  
} Maybe#(type t);
```

```
case (m) matches  
    tagged Invalid : return 0; x will get bound  
    tagged Valid .x : return x; to the appropriate  
endcase part of m
```

```
if (m matches (Valid .x) &&& (x > 10))
```

- ◆ The &&& is a conjunction, and allows pattern-variables to come into scope from left to right

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-15

Syntax: Vector of Registers

- ◆ Register
 - suppose x and y are both of type `Reg`. Then $x \leq y$ means `x._write(y._read())`
- ◆ Vector of `Int`
 - $x[i]$ means `sel(x,i)`
 - $x[i] = y[j]$ means `x = update(x,i, sel(y,j))`
- ◆ Vector of Registers
 - $x[i] \leq y[j]$ does not work. The parser thinks it means `(sel(x,i)._read)._write(sel(y,j)._read)`, which will not type check
 - $(x[i]) \leq y[j]$ parses as `sel(x,i)._write(sel(y,j)._read)`, and works correctly

Don't ask me why

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-16

Making guards explicit

```
rule recirculate (True);  
  if (p) fifo.enq(8);  
  r <= 7;  
endrule
```

```
rule recirculate ((p && fifo.enqG) || !p);  
  if (p) fifo.enqB(8);  
  r <= 7;  
endrule
```

Effectively, all implicit conditions (guards) are lifted and conjoined to the rule guard

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-17

Implicit guards (conditions)

◆ Rule

```
rule <name> (<guard>); <action>; endrule
```

where

```
<action> ::= r <= <exp> m.gB(<exp>) when m.gG
```

make implicit
guards explicit

```
| m.g(<exp>)  
| if (<exp>) <action> endif  
| <action> ; <action>
```

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-18

Guards vs If's

- ◆ A guard on one action of a parallel group of actions affects every action within the group
 $(a1 \text{ when } p1); (a2 \text{ when } p2)$
 $\implies (a1; a2) \text{ when } (p1 \ \&\& \ p2)$
- ◆ A condition of a Conditional action only affects the actions within the scope of the conditional action
 $(\text{if } (p1) \ a1); \ a2$
p1 has no effect on a2 ...
- ◆ Mixing ifs and whens
 $(\text{if } (p) \ (a1 \text{ when } q)); \ a2$
 $\equiv ((\text{if } (p) \ a1); \ a2) \text{ when } ((p \ \&\& \ q) \ | \ !p)$

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-19

Static vs dynamic expressions

- ◆ Expressions that can be evaluated at compile time will be evaluated at compile-time
 - $3+4 \rightarrow 7$
- ◆ Some expressions do not have run-time representations and must be evaluated away at compile time; an error will occur if the compile-time evaluation does not succeed
 - Integers, reals, loops, lists, functions, ...

February 16, 2010

<http://csg.csail.mit.edu/6.375>

L04-20

next time

Asynchronous pipelines...