

# Simple Inelastic and Folded Pipelines


Arvind  
Computer Science & Artificial Intelligence Lab  
Massachusetts Institute of Technology

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-1

## Pipelining a block



**Clock:**  $C < P \approx FP$

**Area:**  $FP < C < P$


**Throughput:**  $FP < C < P$

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-2

# Inelastic Pipeline



```

rule sync-pipeline (True);
if (inQ.notEmpty())
  begin sReg1 <= tagged Valid f1(inQ.first()); inQ.deq();end
  else sReg1 <= tagged Invalid;
  case (sReg1) matches
    tagged Valid .sx1: sReg2 <= tagged Valid f2(sx1);
    tagged Invalid: sReg2 <= tagged Invalid; endcase
  case (sReg2) matches
    tagged Valid .sx2: outQ.enq(f3(sx2)); endcase
endrule
  
```


# When is this rule enabled?

```

rule sync-pipeline (True);
if (inQ.notEmpty())
  begin sReg1 <= tagged Valid f0(inQ.first()); inQ.deq(); end
  else sReg1 <= tagged Invalid;
  case (sReg1) matches
    tagged Valid .sx1: sReg2 <= tagged Valid f1(sx1);
    tagged Invalid: sReg2 <= tagged Invalid; endcase
  case (sReg2) matches
    tagged Valid .sx2: outQ.enq(f2(sx2));
  endcase
endrule
  
```

inQ	sReg1	sReg2	outQ		inQ	sReg1	sReg2	outQ	
NE	V	V	NF	yes	E	V	V	NF	Yes
NE	V	V	F	No	E	V	V	F	
NE	V	I	NF		E	V	I	NF	
NE	V	I	F		E	V	I	F	
NE	I	V	NF		E	I	V	NF	
NE	I	V	F		E	I	V	F	
NE	I	I	NF		E	I	I	NF	
NE	I	I	F		E	I	I	F	

# Pipelining a block




February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-5

# Folded pipeline



```

rule folded-pipeline (True);
  if (stage==0)
    begin sxIn= inQ.first(); inQ.deq(); end
  else   sxIn= sReg;
  sxOut = f(stage, sxIn);
  if (stage==n-1) outQ.eng(sxOut);
  else sReg <= sxOut;
  stage <= (stage==n-1)? 0 : stage+1;
endrule

```

notice stage is a dynamic parameter now!

no for-loop

Need type declarations for sxIn and sxOut

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-6

## Superfolded pipeline

*One Bfly-4 case*

- ◆ `f` will be invoked for 48 dynamic values of stage
  - each invocation will modify 4 numbers in `sReg`
  - after 16 invocations a permutation would be done on the whole `sReg`

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-7

## Superfolded pipeline: stage function `f`

```
function Vector#(64, Complex) stage_f
  (Bit#(2) stage, Vector#(64, Complex) stage_in);
begin
  for (Integer i = 0; i < 16; i = i + 1)
    begin Bit#(2) stage
      Integer idx = i * 4;
      let twid = getTwiddle(stage, fromInteger(i));
      let y = bfly4(twid, stage_in[idx:idx+3]);
      stage_temp[idx] = y[0]; stage_temp[idx+1] = y[1];
      stage_temp[idx+2] = y[2]; stage_temp[idx+3] = y[3];
    end
  //Permutation
  for (Integer i = 0; i < 64; i = i + 1)
    stage_out[i] = stage_temp[permute[i]];
  end
return(stage_out);
```

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-8

# Code for the Superfolded pipeline stage function

```
Function Vector#(64, Complex) f
    (Bit#(6) stagei, Vector#(64, Complex) stage_in);
    let i = stagei `mod` 16;
    let twid = getTwiddle(stagei `div` 16, i);
    let y = bfly4(twid, stage_in[i:i+3]);

    let stage_temp = stage_in;
    stage_temp[i] = y[0];
    stage_temp[i+1] = y[1];
    stage_temp[i+2] = y[2];
    stage_temp[i+3] = y[3];

    let stage_out = stage_temp;
    if (i == 15)
        for (Integer i = 0; i < 64; i = i + 1)
            stage_out[i] = stage_temp[permute[i]];
    return(stage_out);
endfunction
```


One Bfly-4 case

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-9

# Folded pipeline: stage function f



- ◆ The Twiddle constants can be expressed in a table or in a case or nested case expression

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-10

## 802.11a Transmitter

[MEMOCODE 2006] Dave, Gerding, Pellauer, Arvind

Design Block	Lines of Code (BSV)	Relative Area
Controller	49	0%
Scrambler	40	0%
Conv. Encoder	113	0%
Interleaver	76	1%
Mapper	112	11%
IFFT	95	85%
Cyc. Extender	23	3%

Complex arithmetic libraries constitute another 200 lines of code

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-11

## 802.11a Transmitter Synthesis results (Only the IFFT block is changing)

IFFT Design	Area (mm <sup>2</sup> )	Throughput Latency (CLKs/sym)	Min. Freq Required
Pipelined	5.25	04	1.0 MHz
Combinational	4.91	04	1.0 MHz
Folded (16 Bfly-4s)	3.97	04	1.0 MHz
Super-Folded (8 Bfly-4s)	3.69	06	1.5 MHz
SF(4 Bfly-4s)	2.45	12	3.0 MHz
SF(2 Bfly-4s)	1.84	24	6.0 MHz
SF (1 Bfly4)	1.52	48	12 MHz

The same source code

All these designs were done in less than 24 hours!

TSMC .18 micron; numbers reported are before place and route.

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-12

## Why are the areas so similar

- ◆ Folding should have given a 3x improvement in IFFT area


February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-13

## Elastic pipeline

Use FIFOs instead of pipeline registers



```
rule stage1 (True);
  fifo1.enq(f1(inQ.first()));
  inQ.deq(); endrule
rule stage2 (True);
  fifo2.enq(f2(fifo1.first()));
  fifo1.deq(); endrule
rule stage3 (True);
  outQ.enq(f3(fifo2.first()));
  fifo2.deq(); endrule
```

Firing conditions?

Can tokens be left inside the pipeline?

No Maybe types?

Easier to write?


Can all three rules fire concurrently?

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-14

# What behavior do we want?



inQ	fifo1	fifo2	outQ	rule1	rule2	rule3
NE	NE,NF	NE,NF	NF	Yes	Yes	Yes
NE	NE,NF	NE,NF	F	Yes	Yes	No
NE	NE,NF	NE,F	NF			
NE	NE,NF	NE,F	F			
...						

February 14, 2011

<http://csg.csail.mit.edu/6.375>


L04-15

# One-Element FIFO

```

module mkFIFO1 (FIFO#(t));
  Reg#(t) data <- mkRegU();
  Reg#(Bool) full <- mkReg(False);
  method Action enq(t x) if (!full);
    full <= True; data <= x;
  endmethod
  method Action deq() if (full);
    full <= False;
  endmethod
  method t first() if (full);
    return (data);
  endmethod
  method Action clear();
    full <= False;
  endmethod
endmodule

```




January 18, 2011

<http://csg.csail.mit.edu/SNU>

L4-16



## Concurrency when the FIFOs do not permit concurrent enq and deq



January 18, 2011

<http://csg.csail.mit.edu/SNU>

L4-17

## Inelastic vs Elastic Pipelines

- ◆ In an Inelastic pipeline:
  - typically only one rule; the designer controls precisely which activities go on in parallel
  - *downside*: The rule can get too complicated -- easy to make a mistake; difficult to make changes
- ◆ In an Elastic pipeline:
  - several smaller rules, each easy to write, easier to make changes
  - *downside*: sometimes rules do not fire concurrently when they should

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-18

## The tension

- ◆ If multiple rules never fire in the same cycle then the machine can hardly be called a pipelined machine
- ◆ If all rules fire in parallel every cycle when they are enabled, then, in general, wrong results can be produced

*More on this in the next lecture*

## Language notes

- ◆ Pattern matching syntax
- ◆ Vector syntax
- ◆ Implicit conditions
- ◆ Static vs dynamic expression

## Pattern-matching: A convenient way to extract datastructure components

```
typedef union tagged {  
    void Invalid;  
    t Valid;  
} Maybe#(type t);
```

```
case (m) matches  
    tagged Invalid : return 0; x will get bound  
    tagged Valid .x : return x; to the appropriate  
endcase part of m
```

```
if (m matches (Valid .x) &&& (x > 10))
```

- ◆ The &&& is a conjunction, and allows pattern-variables to come into scope from left to right

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-21

## Syntax: Vector of Registers

- ◆ Register
  - suppose  $x$  and  $y$  are both of type Reg. Then  
 $x \leq y$  means  $x._write(y._read())$
- ◆ Vector of Int
  - $x[i]$  means  $sel(x,i)$
  - $x[i] = y[j]$  means  $x = update(x,i, sel(y,j))$
- ◆ Vector of Registers
  - $x[i] \leq y[j]$  does not work. The parser thinks it means  $(sel(x,i)._read)._write(sel(y,j)._read)$ , which will not type check
  - $(x[i]) \leq y[j]$  parses as  $sel(x,i)._write(sel(y,j)._read)$ , and works correctly

*Don't ask me why*

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-22

## Making guards explicit

```
rule recirculate (True);  
  if (p) fifo.enq(8);  
  r <= 7;  
endrule
```

```
rule recirculate ((p && fifo.enqG) || !p);  
  if (p) fifo.enqB(8);  
  r <= 7;  
endrule
```

Effectively, all implicit conditions (guards) are lifted and conjoined to the rule guard

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-23

## Implicit guards (conditions)

### ◆ Rule

```
rule <name> (<guard>); <action>; endrule
```

where

```
<action> ::= r <= <exp> m.gB(<exp>) when m.gG
```

make implicit  
guards explicit

```
| m.g(<exp>)  
| if (<exp>) <action> endif  
| <action> ; <action>
```

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-24

## Guards vs If's

- ◆ A guard on one action of a parallel group of actions affects every action within the group  
 $(a1 \text{ when } p1); (a2 \text{ when } p2)$   
 $\implies (a1; a2) \text{ when } (p1 \ \&\& \ p2)$
- ◆ A condition of a Conditional action only affects the actions within the scope of the conditional action  
 $(\text{if } (p1) \ a1); \ a2$   
 $p1$  has no effect on  $a2 \dots$
- ◆ Mixing ifs and whens  
 $(\text{if } (p) \ (a1 \text{ when } q)); \ a2$   
 $\equiv ((\text{if } (p) \ a1); \ a2) \text{ when } ((p \ \&\& \ q) \ | \ !p)$

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-25

## Static vs dynamic expressions


- ◆ Expressions that can be evaluated at compile time will be evaluated at compile-time
  - $3+4 \rightarrow 7$
- ◆ Some expressions do not have run-time representations and must be evaluated away at compile time; an error will occur if the compile-time evaluation does not succeed
  - Integers, reals, loops, lists, functions, ...

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-26

# Generalization: $n$ -stage pipeline



```
rule sync-pipeline (True);
if (inQ.notEmpty())
begin sReg[0]<= tagged Valid
f(1,inQ.first());inQ.deq();end
else sReg[0]<= tagged Invalid;
for(Integer i = 1; i < n-1; i=i+1) begin
case (sReg[i-1]) matches
tagged Valid .sx: sReg[i] <= tagged Valid f(i-1,sx);
tagged Invalid: sReg[i] <= tagged Invalid; endcase end
case (sReg[n-2]) matches
tagged Valid .sx: outQ.enq(f(n-1,sx)); endcase
endrule
```

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-27

## Next lecture

### Concurrency analysis

February 14, 2011

<http://csg.csail.mit.edu/6.375>

L04-28