





Programming with rules: A simple example			
Euclid's algorithm for computing the Greatest Common Divisor (GCD):			
15		6	
9		6	subtract
3		6	subtract
6		3	swap
3		3	subtract
0	answer: ((3)	subtract
February 5, 2016	http://csg.csail.mit.edu/6	i.375	L02-10









```
GCD:
    Another implementation
     module mkGCD (I GCD);
                                                Combine swap
         Reg\#(Int\#(32)) \times \leftarrow mkRegU;
                                               and subtract rule
         Reg#(Int#(32)) y \leftarrow mkReg(0);
         rule swapANDsub ((x > y) \&\& (y != 0));
             x <= y; y <= x - y;
         endrule
         rule subtract ((x<=y) && (y!=0));
             y \ll y \ll x
         method Action start(Int#(32) a, Int#(32) b)
                                    if (y==0);
            x \le a; y \le b;
         endmethod
         method Int#(32) result() if (y==0);
             return x;
                                    Does it compute faster?
         endmethod
                                    Does it take more resources?
     endmodule
February 5, 2016
                        http://csg.csail.mit.edu/6.375
```




```
Generated Verilog RTL:
     GCD
    module mkGCD(CLK,RST_N,start_a,start_b,EN_start,RDY_start,
                 result, RDY_result);
      input CLK; input RST_N;
    // action method start
     input [31 : 0] start_a; input [31 : 0] start_b; input EN_start;
      output RDY_start;
     // value method result
      output [31 : 0] result; output RDY_result;
    // register x and y
      reg [31 : 0] x;
      wire [31 : 0] x$D_IN; wire x$EN;
      reg [31 : 0] y;
      wire [31 : 0] y$D_IN; wire y$EN;
    // rule RL_subtract
      assign WILL_FIRE_RL_subtract = x_SLE_y d3 && !y EQ 0 d10 ;
     // rule RL_swap
      assign WILL_FIRE_RL_swap = !x_SLE_y__d3 && !y_EQ_0__d10 ;
                          http://csg.csail.mit.edu/6.375
                                                                  L02-16
February 5, 2016
```








```
GCD: A Simple Test Bench
    module mkTest ();
      Reg#(Int#(32)) state <- mkReg(0);</pre>
                                          Why do we need
              gcd <- mkGCD();
      I_GCD
                                          the state variable?
      rule go (state == 0);
                                          Is there any
        gcd.start (423, 142);
                                          timing issue in
        state <= 1;
                                          displaying the
      endrule
                                          result?
      rule finish (state == 1);
        $display ("GCD of 423 & 142 = %d", gcd.result());
        state <= 2;
      endrule
    endmodule
February 5, 2016
                       http://csg.csail.mit.edu/6.375
```


```
GCD: Test Bench
   module mkTest ();
                                            Feeds all pairs (c1,c2)
      Reg#(Int#(32)) state <- mkReg(0);</pre>
                                                  1 < c1 < 7
      Reg#(Int#(4)) c1 <- mkReg(1);
                                                  1 < c2 < 63
      Reg#(Int#(7))
                        c2 <- mkReg(1);
                                           to GCD
                        gcd <- mkGCD();
      I GCD
      rule req (state==0);
        gcd.start(signExtend(c1), signExtend(c2));
        state <= 1;
       endrule
      rule resp (state==1);
        $display ("GCD of %d & %d = %d", c1, c2, gcd.result());
         if (c1==7) begin c1 <= 1; c2 <= c2+1; end
                   else c1 <= c1+1;
        if (c1==7 && c2==63) state <= 2 else state <= 0;
      endrule
   endmodule
February 5, 2016
                        http://csg.csail.mit.edu/6.375
                                                             L02-20
```


























The plan Combinational circuits in Bluespec Sequential circuits using rules Inelastic pipelines single-rule systems; no scheduling issues Multiple rule systems and concurrency issues Eliminating dead cycles Elastic pipelines and processors Each idea would be illustrated via examples Minimal discussion of Bluespec syntax in the lectures; you are suppose to learn that by yourself and in the lab sessions http://csg.csail.mit.edu/6.375 L02-31