Folded Combinational Circuits as an example of Sequential Circuits

Arvind

Computer Science & Artificial Intelligence Lab

Massachusetts Institute of Technology

Folding large combinational circuits

◆ A common way to implement large combinational circuits is by folding where *registers* hold the state from one iteration to the next
  - Implementing imperative loops
 - Multiplication
  - IFFT

## Flip flop: The basic building block of Sequential Circuits

Edge-Triggered Flip-flop

Metastability

Data is sampled at the rising edge of the clock

Flip-flops with Write Enables

dangerous!

Data is captured only if EN is on

2

Registers

Register: A group of flip-flops with a common
clock and enable

Register file: A group of registers with a common
clock, input and output port(s)

Expressing a loop using registers

```
int s = s0;
for (int i = 0; i < 32; i = i+1) {
    s = f(s);
 }
return s;              C-code
```


We need two registers
to hold s and i values
from one iteration to
the next.

These registers are
initialized when the
computation starts and
updated every cycle
until the computation
terminates

sel =
en =

Expressing sequential circuits in BSV

◆ Sequential circuits, unlike combinational circuits, are not expressed structurally (as wiring diagrams) in BSV

◆ For sequential circuits a designer defines:
- *State elements* by instantiating modules
  ```
  Reg#(Bit#(32)) s <- mkRegU();
  Reg#(Bit#(6))  i <- mkReg(32);
  ```
  > make a 32-bit register which is uninitialized

  > make a 6-bit register with initial value 32

- *Rules* which define how state is to be transformed atomically
  ```
  rule step if (i < 32);
    s <= f(s);
    i <= i+1;
  endrule
  ```
  > actions to be performed when the rule executes

  > the rule can execute only when its guard is true

Rule Execution

◆ When a rule executes:
- all the registers are read at the beginning of a clock cycle
- the guard and computations to evaluate the next value of the registers are performed
- at the end of the clock cycle registers are updated iff the guard is true

◆ Muxes are need to initialize the registers

```
Reg#(Bit#(32)) s <- mkRegU();
Reg#(Bit#(6))  i <- mkReg(32);

rule step if (i < 32);
      s <= f(s);
      i <= i+1;
endrule
```

| +1 | 0 | | f | s0 |

sel   sel

en ▷ i   en ▷ s

< 32

sel = start
en = start | notDone

notDone

4

Multiplication by repeated addition

```
b Multiplicand  1101   (13)
a Muliplier  *  1011   (11)


tp              0000
m0       +      1101
tp             01101
m1       +     1101
tp            100111
m2       +   0000
tp           0100111
m3       + 1101
tp          10001111   (143)
```

$mi = (a[i]==0)? \ 0 \ : \ b;$

Combinational 32-bit multiply

```
function Bit#(64) mul32(Bit#(32) a, Bit#(32) b);
   Bit#(32) tp = 0;
   Bit#(32) prod = 0;
   for(Integer i = 0; i < 32; i = i+1)
   begin
      Bit#(32) m   = (a[i]==0)? 0 : b;
      Bit#(33) sum = add32(m,tp,0);
      prod[i:i]    = sum[0];
      tp           = sum[32:1];
   end
   return {tp,prod};
endfunction
```

Combinational multiply uses 31 add32 circuits

We can reuse the same add32 circuit if we store the partial results in a *register*

Design issues with combinational multiply

◆ Lot of hardware
  ▪ 32-bit multiply uses 31 add32 circuits
◆ Long chains of gates
  ▪ 32-bit ripple carry adder has a 31-long chain of gates
  ▪ 32-bit multiply has 31 ripple carry adders in sequence! Total delay ?

The speed of a combinational circuit is determined by its longest input-to-output path

Can we do better?

Multiply using registers

```
function Bit#(64) mul32(Bit#(32) a, Bit#(32) b);
   Bit#(32) prod = 0;
   Bit#(32) tp = 0;
   for(Integer i = 0; i < 32; i = i+1)
   begin
       Bit#(32) m = (a[i]==0)? 0 : b;
       Bit#(33) sum = add32(m,tp,0);
       prod[i:i] = sum[0];
       tp = sum[32:1];
   end
   return {tp,prod};
endfunction
```

Combinational version

Need registers to hold a, b, …?

Update the registers every cycle until we are done

Sequential Circuit for Multiply

```
Reg#(Bit#(32)) a <- mkRegU();
Reg#(Bit#(32)) b <- mkRegU();
Reg#(Bit#(32)) prod <-mkRegU();
Reg#(Bit#(32)) tp <- mkReg(0);
Reg#(Bit#(6))  i <- mkReg(32);
```
state elements

```
rule mulStep if (i < 32);
  Bit#(32) m = (a[i]==0)? 0 : b;
  Bit#(33) sum = add32(m,tp,0);
  prod[i] <= sum[0];
  tp <= sum[32:1];
  i <= i+1;
endrule
```
a rule to describe the dynamic behavior

similar to the loop body in the combinational version

So that the rule has no effect until i is set to some other value

Dynamic selection requires a mux

i

a[i]

when the selection indices are regular then it is better to use a shift operator (no gates!)

>>

a

0   a[0],a[1],a[2],…

7

Replacing repeated selections by shifts

```
        Reg#(Bit#(32)) a <- mkRegU();
        Reg#(Bit#(32)) b <- mkRegU();
        Reg#(Bit#(32)) prod <-mkRegU();
        Reg#(Bit#(32)) tp <- mkReg(0);
        Reg#(Bit#(6))  i <- mkReg(32);

    rule mulStep if (i < 32);
        Bit#(32) m = (a[0]==0)? 0 : b;
        a <= a >> 1;
        Bit#(33) sum = add32(m,tp,0);
        prod <= {sum[0], prod[31:1]};
        tp <= sum[32:1];
        i <= i+1;
    endrule
```

Circuit for Sequential Multiply

s1 = start_en
s2 = start_en | !done

8

Circuit analysis

- Number of add32 circuits has been reduced from 31 to one, though some registers and muxes have been added
- The longest combinational path has been reduced from 62 FAs to to one add32 plus a few muxes
- The sequential circuit will take 31 clock cycles to compute an answer

Combinational IFFT

Reuse the same circuit three times to reduce area

Folded IFFT: Reusing the Stage computation

BSV Code for stage_f

```
function Vector#(64, Complex#(n)) stage_f
        (Bit#(2) stage, Vector#(64, Complex#(n)) stage_in);
Vector#(64, Complex#(n)) stage_temp, stage_out;
   for (Integer i = 0; i < 16; i = i + 1)
    begin
      Integer idx = i * 4;
      Vector#(4, Complex#(n)) x;
      x[0] = stage_in[idx];   x[1] = stage_in[idx+1];
      x[2] = stage_in[idx+2]; x[3] = stage_in[idx+3];
      let twid = getTwiddle(stage, fromInteger(i));
      let y = bfly4(twid, x);
      stage_temp[idx]   = y[0]; stage_temp[idx+1] = y[1];
      stage_temp[idx+2] = y[2]; stage_temp[idx+3] = y[3];
    end
   //Permutation
   for (Integer i = 0; i < 64; i = i + 1)
      stage_out[i] = stage_temp[permute[i]];
   return(stage_out);
 endfunction
```

twid's are mathematically derivable constants

10

Higher-order functions:
Stage functions f1, f2 and f3

```
function f0(x)=  stage_f(0,x);

function f1(x)=  stage_f(1,x);

function f2(x)=  stage_f(2,x);
```

What is the type of `f0(x)` ?

Folded Combinational Ckts

x
inQ   stage   outQ
sReg

```
rule folded-pipeline (True);
  let sxIn = ?;
  if (stage==0)
    begin sxIn= inQ.first(); inQ.deq(); end
  else     sxIn= sReg;                    notice stage        no
  let sxOut = f(stage sxIn);              is a dynamic        for-
  if (stage==n-1) outQ.enq(sxOut);        parameter           loop
  else sReg <= sxOut;                     now!
  stage <= (stage==n-1)? 0 : stage+1;
endrule
```

11

Shared Circuit

getTwiddle0
getTwiddle1
getTwiddle2

twid

The rest of stage_f, i.e. Bfly-4s and permutations (shared)

stage

sx

◈ The Twiddle constants can be expressed in a table or in a case or nested case expression

Superfolded IFFT: Just one Bfly-4 node!

in0
in1
in2
in3
in4
...
in63

Bfly4

Stage 0 to 2

4, 16-way Muxes

Index: 0 to 15

4, 16-way DeMuxes

Permute

64, 2-way Muxes

Index == 15?

out0
out1
out2
out3
out4
...
out63

◈ f will be invoked for 48 dynamic values of stage; each invocation will modify 4 numbers in sReg
◈ after 16 invocations a permutation would be done on the whole sReg

Superfolded IFFT: stage function f

Bit#(2+4) (stage,i)

```
function Vector#(64, Complex) stage_f
        (Bit#(2) stage, Vector#(64, Complex) stage_in);
    Vector#(64, Complex#(n)) stage_temp, stage_out;
    for (Integer i = 0; i < 16; i = i + 1)
      begin Bit#(2) stage
        Integer idx = i * 4;
        let twid = getTwiddle(stage, fromInteger(i));
        let y = bfly4(twid, stage_in[idx:idx+3]);
        stage_temp[idx]   = y[0]; stage_temp[idx+1] = y[1];
        stage_temp[idx+2] = y[2]; stage_temp[idx+3] = y[3];
      end
    //Permutation
    for (Integer i = 0; i < 64; i = i + 1)
        stage_out[i] = stage_temp[permute[i]];
    return(stage_out);
  endfunction
```

should be done only when i=15

Code for the Superfolded stage function

```
Function Vector#(64, Complex) f
        (Bit#(6) stagei, Vector#(64, Complex) stage_in);
    let i = stagei `mod` 16;
    let twid = getTwiddle(stagei `div` 16, i);
    let y = bfly4(twid, stage_in[i:i+3]);

    let stage_temp = stage_in;
    stage_temp[i]   = y[0];
    stage_temp[i+1] = y[1];
    stage_temp[i+2] = y[2];
    stage_temp[i+3] = y[3];

    let stage_out = stage_temp;
    if (i == 15)
      for (Integer i = 0; i < 64; i = i + 1)
        stage_out[i] = stage_temp[permute[i]];
    return(stage_out);
  endfunction
```

One Bfly-4 case

13

Syntax: Vector of Registers

- ◆ Register
  - suppose `x` and `y` are both of type Reg. Then
    `x <= y` means `x._write(y._read())`

- ◆ Vector of `Int`
  - `x[i]` means `sel(x,i)`
  - `x[i] = y[j]` means `x = update(x,i, sel(y,j))`

- ◆ Vector of Registers
  - `x[i] <= y[j]` does not work. The parser thinks it means `(sel(x,i)._read)._write(sel(y,j)._read)`, which will not type check
  - `(x[i]) <= y[j]` parses as `sel(x,i)._write(sel(y,j)._read)`, and works correctly

Don't ask me why

802.11a Transmitter
[MEMOCODE 2006] Dave, Gerding, Pellauer, Arvind

Design Block	Lines of Code (BSV)	Relative Area
Controller	49	0%
Scrambler	40	0%
Conv. Encoder	113	0%
Interleaver	76	1%
Mapper	112	11%
IFFT	95	85%
Cyc. Extender	23	3%

Complex arithmetic libraries constitute another 200 lines of code

14

802.11a Transmitter Synthesis results (Only the IFFT block is changing)

IFFT Design	Area (mm^2)	Throughput Latency (CLKs/sym)	Min. Freq Required
Pipelined	5.25	04	1.0 MHz
Combinational	**4.91**	04	1.0 MHz
Folded (16 Bfly-4s)	**3.97**	04	1.0 MHz
Super-Folded (8 Bfly-4s)	3.69	06	1.5 MHz
SF(4 Bfly-4s)	2.45	12	3.0 MHz
SF(2 Bfly-4s)	1.84	24	6.0 MHz
SF (1 Bfly4)	1.52	48	12 MHZ

All these designs were done in less than 24 hours!

The same source code

TSMC .18 micron; numbers reported are before place and route.

Why are the areas so similar

◆ Folding should have given a 3x improvement in IFFT area