

















Combinat	ional 32-bit m	nultiply
function Bit#(64) mul32(Bit#(32) a. Bit	#(32) b);
Bit#(32) tp =	0;	
Bit#(32) prod	= 0;	
for (Integer i	= 0; i < 32; i = i+1)	Combinational
begin		multinly uses 31
Bit#(32) m	= (a[i]==0)? 0 : b;	add32 circuits
Bit#(33) su	um = add32(m,tp,0);	
prod[i:i]	= sum[0];	
tp	= sum[32:1];	
end		
return {tp,pro	od};	
endfunction		
We can i	euse the same add32 circu	it if we store
the part	al results in a <i>register</i>	
bruary 10, 2016	http://csq.csail.mit.edu/6.375	LO4-



















BSV CODE FOR stage i	
function Vector#(64, Complex#(n)) stage_f	
(Bit#(2) stage, Vector#(64, Complex#(n))) stage_in);
<pre>Vector#(64, Complex#(n)) stage_temp, stage_out;</pre>	
for (Integer i = 0; i < 16; i = i + 1)	
begin	
Integer idx = i * 4;	
<pre>Vector#(4, Complex#(n)) x;</pre>	
$x[0] = stage_in[idx]; x[1] = stage_in[idx]$	ldx+1];
$x[2] = stage_in[idx+2]; x[3] = stage_in[idx+2]; x[3]$	ldx+3];
<pre>let twid = getTwiddle(stage, fromInteger)</pre>	(i));
<pre>let y = bfly4((twid, x);</pre>	
<pre>stage_temp[idx] = y[0]; stage_temp[idx-</pre>	-1] = y[1];
<pre>stage_temp[idx+2] = y[2]; stage_temp[idx+</pre>	-3] = y[3];
end	
//Permutation	
for (Integer $i = 0; i < 64; i = i + 1$)	*twid's are
<pre>stage out[i] = stage temp[permute[i]];</pre>	mathematically
return(stage out);	derivable
endfunction	constants
February 10, 2016 http://csg.csail.mit.edu/6.375	L04-20











Code for the	Superfolded
stage function	n
<pre>Function Vector#(64, Com</pre>	<pre>plex) f Vector#(64, Complex) stage_in); 16; (stagei `div` 16, i); tage_in[i:i+3]);</pre>
<pre>let stage_temp = stag stage_temp[i] = y[0 stage_temp[i+1] = y[1 stage_temp[i+2] = y[2 stage_temp[i+3] = y[3</pre>	e_in;];];];];];];
<pre>let stage_out = stage if (i == 15) for (Integer i = 0; stage_out[i] = st return(stage_out); endfunction</pre>	_temp; i < 64; i = i + 1) age_temp[permute[i]];
February 10, 2016 http://	csg.csail.mit.edu/6.375



Design Block	Lines of Code (BSV)	Relative Area
Controller	49	0%
Scrambler	40	0%
Conv. Encoder	113	0%
nterleaver	76	1%
Mapper	112	11%
FFT	95	85%
Cyc. Extender	23	3%

802.11a Transmitter Synthesis						
results (Only the IFFT block is changing)						
	IFFT Design	Area (mm²)	Throughput Latency (CLKs/sym)	Min. Freq Required	All these designs were done in less than 24 hours!	
The same source code	Pipelined	5.25	04	1.0 MHz		
	Combinational	4.91	04	1.0 MHz		
	Folded (16 Bfly-4s)	3.97	04	1.0 MHz		
	Super-Folded (8 Bfly-4s)	3.69	06	1.5 MHz		
	SF(4 Bfly-4s)	2.45	12	3.0 MHz		
	SF(2 Bfly-4s)	1.84	24	6.0 MHz		
	SF (1 Bfly4)	1.52	48	12 MHZ		
TSN February 10, 20	MC .18 micron; nu	mbers repo http://csg.c	rted are before p sail.mit.edu/6.375	lace and route.	L04-29	

