

# Pipelining combinational circuits


Arvind  
Computer Science & Artificial Intelligence Lab.  
Massachusetts Institute of Technology

February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-1

## Combinational IFFT




- ◆ Lot of area and long combinational delay
- ◆ Folded or multi-cycle version can save area and reduce the combinational delay but throughput per clock cycle gets worse
- ◆ Pipelining: a method to increase the circuit throughput by evaluating multiple IFFTs

February 16, 2016


<http://csg.csail.mit.edu/6.375>

L05-2

## Inelastic vs Elastic pipeline



Inelastic: all pipeline stages move synchronously



Elastic: A pipeline stage can process data if its input FIFO is not empty and output FIFO is not Full

**Most complex processor pipelines are a combination of the two styles**

February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-3

## Inelastic vs Elastic Pipelines

### ◆ Inelastic pipeline:

- typically only one rule; the designer controls precisely which activities go on in parallel
- *downside*: The rule can get complicated -- easy to make mistakes; difficult to make changes

### ◆ Elastic pipeline:


- several smaller rules, each easy to write, easier to make changes
- *downside*: sometimes rules do not fire concurrently when they should

February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-4

# Inelastic pipeline



```
rule sync-pipeline (True);
  inQ.deq();
  sReg1 <= f0(inQ.first());
  sReg2 <= f1(sReg1);
  outQ.enq(f2(sReg2));
endrule
```

This rule can fire only if

Atomicity: Either *all* or *none* of the state elements inQ, outQ, sReg1 and sReg2 will be updated


February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-5

# Inelastic pipeline

Making implicit guard conditions explicit



```
rule sync-pipeline (!inQ.empty() && !outQ.full);
  inQ.deq();
  sReg1 <= f0(inQ.first());
  sReg2 <= f1(sReg1);
  outQ.enq(f2(sReg2));
endrule
```


Suppose sReg1 and sReg2 have data, outQ is not full but inQ is empty. What behavior do you expect?

February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-6

## Pipeline bubbles



```

rule sync-pipeline (True);
  inQ.deq();
  sReg1 <= f0(inQ.first());
  sReg2 <= f1(sReg1);
  outQ.enq(f2(sReg2));
endrule

```

Red and Green tokens must move even if there is nothing in inQ!

Also if there is no token in sReg2 then nothing should be enqueued in the outQ

Modify the rule to deal with these conditions


Valid bits or the Maybe type

February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-7

## Explicit encoding of Valid/Invalid data



```

typedef union tagged {void Valid; void Invalid;
} Validbit deriving (Eq, Bits);

```

```

rule sync-pipeline (True);
  if (inQ.notEmpty())
  begin sReg1 <= f0(inQ.first()); inQ.deq();
    sReg1f <= Valid end
  else sReg1f <= Invalid;
  sReg2 <= f1(sReg1); sReg2f <= sReg1f;
  if (sReg2f == Valid) outQ.enq(f2(sReg2));
endrule

```

February 16, 2016


<http://csg.csail.mit.edu/6.375>

L05-8

## When is this rule enabled?

```

rule sync-pipeline (True);
if (inQ.notEmpty())
begin sReg1 <= f0(inQ.first()); inQ.deq();
      sReg1f <= Valid end
else  sReg1f <= Invalid;
      sReg2 <= f1(sReg1); sReg2f <= sReg1f;
if (sReg2f == Valid) outQ.enq(f2(sReg2));
endrule
    
```



inQ	sReg1f	sReg2f	outQ	
NE	V	V	NF	yes
NE	V	V	F	
NE	V	I	NF	
NE	V	I	F	
NE	I	V	NF	
NE	I	V	F	
NE	I	I	NF	
NE	I	I	F	

inQ	sReg1f	sReg2f	outQ	
E	V	V	NF	Yes
E	V	V	F	
E	V	I	NF	
E	V	I	F	
E	I	V	NF	
E	I	V	F	
E	I	I	NF	
E	I	I	F	

Yes1 = yes  
but no change

February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-9

## The Maybe type

A useful type to capture valid/invalid data

```

typedef union tagged {
void Invalid;
data_T Valid;
} Maybe#(type data_T);
    
```



valid/invalid

Registers contain Maybe  
type values

Some useful functions on Maybe type:

isValid(x) returns true if x is Valid

fromMaybe(d,x) returns

the data value in x if x is Valid

the default value d if x is Invalid


February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-10

## Using the Maybe type

```
typedef union tagged {  
    void Invalid;  
    data_T Valid;  
} Maybe#(type data_T);
```

  
valid/invalid  
Registers contain Maybe  
type values

```
rule sync-pipeline if (True);  
    if (inQ.notEmpty())  
        begin sReg1 <= Valid f0(inQ.first()); inQ.deq(); end  
        else sReg1 <= Invalid;  
        sReg2 <= isValid(sReg1)? Valid f1(fromMaybe(d, sReg1)) :  
            Invalid;  
        if isValid(sReg2) outQ.enq(f2(fromMaybe(d, sReg2)));  
    endrule
```

February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-11

## Pattern-matching: An alternative syntax to extract datastructure components

```
typedef union tagged {  
    void Invalid;  
    data_T Valid;  
} Maybe#(type data_T);
```

```
case (m) matches  
    tagged Invalid : return 0;    x will get bound  
    tagged Valid .x : return x;  to the appropriate  
endcase                          part of m
```

```
if (m matches (Valid .x) &&& (x > 10))
```

- ◆ The &&& is a conjunction, and allows pattern-variables to come into scope from left to right

February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-12

# The Maybe type data in the pipeline

```
typedef union tagged {
  void Invalid;
  data_T Valid;
} Maybe#(type data_T);
```




valid/invalid  
Registers contain Maybe type values

```
rule sync-pipeline if (True);
if (inQ.notEmpty())
begin sReg1 <= Valid (f0(inQ.first())); inQ.deq(); end
else sReg1 <= Invalid;
case (sReg1) matches
tagged Valid .sx1: sReg2 <= Valid f1(sx1);
tagged Invalid: sReg2 <= Invalid; endcase
case (sReg2) matches
tagged Valid .sx2: outQ.enq(f2(sx2));
endcase
endrule
```

sx1 will get bound to the appropriate part of sReg1


# Generalization: *n*-stage pipeline



```
rule sync-pipeline (True);
if (inQ.notEmpty())
begin sReg[0]<= Valid f(1,inQ.first());inQ.deq();end
else sReg[0]<= Invalid;
for(Integer i = 1; i < n-1; i=i+1) begin
case (sReg[i-1]) matches
tagged Valid .sx: sReg[i] <= Valid f(i-1,sx);
tagged Invalid: sReg[i] <= Invalid; endcase end
case (sReg[n-2]) matches
tagged Valid .sx: outQ.enq(f(n-1,sx)); endcase
endrule
```

# Elastic pipeline

Use FIFOs instead of pipeline registers




```

rule stage1 if (True);
    fifo1.enq(f1(inQ.first()));
    inQ.deq(); endrule
rule stage2 if (True);
    fifo2.enq(f2(fifo1.first()));
    fifo1.deq(); endrule
rule stage3 if (True);
    outQ.enq(f3(fifo2.first()));
    fifo2.deq(); endrule
    
```

- ◆ What is the firing condition for each rule?
- ◆ Can tokens be left inside the pipeline?

# Firing conditions for reach rule




inQ	fifo1	fifo2	outQ	rule1	rule2	rule3
NE	NE,NF	NE,NF	NF	Yes	Yes	Yes
NE	NE,NF	NE,NF	F	Yes	Yes	No
NE	NE,NF	NE,F	NF			
NE	NE,NF	NE,F	F			
...						

- ◆ This is the first example we have seen where multiple rules may be ready to execute concurrently
- ◆ Can we execute multiple rules together?




# Informal analysis



inQ	fifo1	fifo2	outQ	rule1	rule2	rule3
NE	NE, NF	NE, NF	NF	Yes	Yes	Yes
NE	NE, NF	NE, NF	F	Yes	Yes	No
NE	NE, NF	NE, F	NF	Yes	No	Yes
NE	NE, NF	NE, F	F	Yes	No	No
...				...		

FIFOs must permit concurrent enq and deq for all three rules to fire concurrently

# Concurrency when the FIFOs do not permit concurrent enq and deq



## Pipelined designs expressed using Multiple rules

- ◆ If rules for different pipeline stages never fire in the same cycle then the design can hardly be called a pipelined design
- ◆ If all the enabled rules fire in parallel every cycle then, in general, wrong results can be produced

We need a clean model for concurrent firing of rules


February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-19

## BSV Rule Execution

- ◆ A BSV program consists of state elements and rules, aka, Guarded Atomic Actions (GAA) that operate on the state elements
- ◆ Application of a rule modifies some state elements of the system in a deterministic manner



February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-20

## BSV Execution Model

*Repeatedly:*

- ◆ Select a rule to execute
- ◆ Compute the state updates
- ◆ Make the state updates

Highly non-deterministic

User annotations can help in rule selection

## One-rule-at-time-semantics

- ◆ The legal behavior of a BSV program can always be explained by observing the state updates obtained by applying only one rule at a time

Implementation concern: Schedule multiple rules concurrently without violating one-rule-at-a-time semantics

## Role of guards in rule scheduling

- ◆ For concurrent scheduling of rules, we need to consider only those rules which can be concurrently enabled, i.e., whose guards can be true simultaneously
- ◆ In order to understand when a rule can be enabled, we need to understand precisely how implicit guards are lifted to form the rule guard

==> Guard lifting procedure

## Making guards explicit

```
rule foo if (True);  
  if (p) fifo.enq(8);  
  r <= 7;  
endrule
```

```
rule foo if (p  
  if (p) fifo.enq(8);  
  r <= 7;  
endrule
```

Effectively, all implicit conditions (guards) are lifted and conjoined to the rule guard

## Implicit guards (conditions)

**rule** <name> **if** (<guard>); <action>; **endrule**

```
<action> ::= r <= <exp>
           | if (<exp>) <action>
           | <action> ; <action>
           | m.g(<exp>) m.gB(<exp>) when m.gG
           | t = <exp>
```

make implicit  
guards explicit



```
<action> ::= r <= <exp>
           | if (<exp>) <action>
           | <action> when (<exp>)
           | <action> ; <action>
           | m.gB(<exp>)
           | t = <exp>
```

February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-25

## Guards vs If's

- ◆ A guard on one action of a parallel group of actions affects every action within the group  
(a1 when p1); a2  
==> (a1; a2) when p1
- ◆ A condition of a Conditional action only affects the actions within the scope of the conditional action  
(if (p1) a1); a2  
p1 has no effect on a2 ...
- ◆ Mixing ifs and whens  
(if (p) (a1 when q)) ; a2  
≡ ((if (p) a1); a2) when ((p && q) | !p)  
≡ ((if (p) a1); a2) when (q | !p)

February 16, 2016

<http://csg.csail.mit.edu/6.375>

L05-26

## Guard Lifting rules

◆ All the guards can be “lifted” to the top of a rule

- $(a1 \text{ when } p) ; a2 \Rightarrow$
- $a1 ; (a2 \text{ when } p) \Rightarrow$

- $\text{if } (p \text{ when } q) \ a \Rightarrow$
- $\text{if } (p) \ (a \text{ when } q) \Rightarrow$

- $(a \text{ when } p1) \text{ when } p2 \Rightarrow$
- $x \leq (e \text{ when } p) \Rightarrow$

similarly for expressions ...

- Rule  $r \ (a \text{ when } p) \Rightarrow$

BSV provides a primitive (`impCondOf`) to make guards explicit and lift them to the top

From now on in concurrency discussions we will assume that all guards have been lifted to the top in every rule