

# IP Lookup: Some subtle concurrency issues

Arvind

Computer Science & Artificial Intelligence Lab


Massachusetts Institute of Technology

February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-1

## IP Lookup block in a router





- ◆ A packet is routed based on the "Longest Prefix Match" (LPM) of its IP address with entries in a routing table
- ◆ Line rate and the order of arrival must be maintained

*line rate  $\Rightarrow$  15Mpps for 10GE*

February 22, 2016


<http://csg.csail.mit.edu/6.375>

L07-2



## Longest Prefix Match for IP lookup: 3 possible implementation architectures


Rigid pipeline



Inefficient memory usage but simple design


*Designer's Ranking:*

Linear pipeline



Efficient memory usage through memory port replicator

Circular pipeline




Efficient memory with most complex control

*Which is "best"?*

Anvurad, Nikhil & Rosenband & Mayes [ICAS 2006]

L07-5

## IP-Lookup module: Circular pipeline




- ◆ Completion buffer ensures that departures take place in order even if lookups complete out-of-order
- ◆ Since cbuf has finite capacity it gives out tokens to control the entry into the circular pipeline
- ◆ The fifo must also hold the "token" while the memory access is in progress: `Tuple2#(Token, Bit#(16))`

February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-6

# Completion buffer: Interface



```
interface CBuffer#(type t);
    method ActionValue#(Token) getToken;
    method Action put(Token tok, t d);
    method ActionValue#(t) getResult;
endinterface
```

```
typedef Bit#(TLog#(n)) TokenN#(numeric type n);
typedef TokenN#(16) Token;
```

February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-7

# Request-Response Interface for Synchronous Memory



```
interface Mem#(type addrT, type dataT);
    method Action req(addrT x);
    method Action deq;
    method dataT peek;
endinterface
```


Making a synchronous  
component latency-  
insensitive

February 22, 2016


<http://csg.csail.mit.edu/6.375>

L07-8


## IP-Lookup module: Interface methods



## Circular Pipeline Rules:



## Dead Cycles



```
method Action enter (IP ip);
    Token tok <- cbuf.getToken();
    ram.req(ip[31:16]);
    fifo.enq(tuple2(tok,ip[15:0]));
endmethod
```

Can a new request enter the system when an old one is leaving?

Is this worth worrying about?


```
rule recirculate;
    match{.tok,.rip} = fifo.first;
    fifo.deq; ram.deq;
    if(isLeaf(ram.peek))
        cbuf.put(tok, ram.peek);
    else begin
        fifo.enq(tuple2(tok,(rip << 8)));
        ram.req(ram.peek + rip[15:8]);
    end
end
```

February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-11

## The Effect of Dead Cycles



Circular Pipeline

- RAM takes several cycles to respond to a request
- Each IP request generates 1-3 RAM requests
- FIFO entries hold base pointer for next lookup and unprocessed part of the IP address


What is the performance loss if "exit" and "enter" don't ever happen in the same cycle?

February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-12

## So is there a dead cycle?



February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-13

## Rule Splitting

```
rule foo (True);
    if (p) r1 <= 5;
    else r2 <= 7;
endrule
```

=

February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-14

## Splitting the recirculate rule

```
rule recirculate(!isLeaf(ram.peek));
    match{.tok,.rip} = fifo.first;
    fifo.enq(tuple2(tok,(rip << 8)));
    ram.req(ram.peek + rip[15:8]);
    fifo.deq; ram.deq;
endrule

rule exit (isLeaf(ram.peek));
    match{.tok,.rip} = fifo.first;
    cbuf.put(tok, ram.peek);
    fifo.deq; ram.deq;
endrule
```

```
method Action enter
    (IP ip);
    Token tok <-
        cbuf.getToken;
    ram.req(ip[31:16]);
    fifo.enq(tuple2
        (tok,ip[15:0]));
endmethod
```

February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-15

## Concurrent FIFO methods pipelined FIFO

```
rule foo (True);
    f.enq (5) ; f.deq;
endrule
```

make implicit  
conditions explicit

```
rule foo (f.notFull && f.notEmpty);
    f.enq (5) ; f.deq;
endrule
```

Can foo be  
enabled?

February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-16

# Concurrent FIFO methods

## CF FIFO

```
rule foo (True);  
    f.enq (5) ; f.deq;  
endrule
```

= make implicit conditions explicit

```
rule foo (f.notFull && f.notEmpty);  
    f.enq (5) ; f.deq;  
endrule
```


Can foo be enabled?

February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-17

# Completion buffer: Interface




```
interface CBuffer#(type t);  
    method ActionValue#(Token) getToken;  
    method Action put(Token tok, t d);  
    method ActionValue#(t) getResult;  
endinterface
```

February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-18

## Completion buffer: Concurrency requirements



- ◆ For no dead cycles `cbuf.getToken` and `cbuf.put` and `cbuf.getResult` must be able to execute concurrently
- ◆ If we make these methods CF then every thing will work concurrently, i.e. (enter CF exit), (enter CF `getResult`) and (exit CF `getResult`)

February 22, 2016


<http://csg.csail.mit.edu/6.375>

L07-19

## Completion buffer: Implementation

A circular buffer with two pointers `iidx` and `ridx`, and a counter `cnt`

Elements are of Maybe type



```
module mkCompletionBuffer(CompletionBuffer#(size));
    Vector#(size, EHR#(Maybe#(t))) cb
        <- replicateM(mkEHR(Invalid));
    Reg#(Bit#(TAdd#(TLog#(size),1))) iidx <- mkReg(0);
    Reg#(Bit#(TAdd#(TLog#(size),1))) ridx <- mkReg(0);
    EHR#(Bit#(TAdd#(TLog#(size),1))) cnt <- mkEHR(0);
    Integer vszie = valueOf(size);
    Bit#(TAdd#(TLog#(size),1)) sz = fromInteger(vszie);
    rules and methods...
endmodule
```

February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-20

## Completion Buffer *cont*

```
method ActionValue#(t) getToken() if(cnt[0]!==sz);
    cb[iidx][0] <= Invalid;
    iidx <= iidx==sz-1 ? 0 : iidx + 1;
    cnt[0] <= cnt[0] + 1;
    return iidx;
endmethod
method Action put(Token idx, t data);
    cb[idx][1] <= Valid data;
endmethod
method ActionValue#(t) getResult() if(cnt[1] !== 0
    &&&(cb[ridx][2] matches tagged (Valid .x)));
    cb[ridx][2] <= Invalid;
    ridx <= ridx==sz-1 ? 0 : ridx + 1;
    cnt[1] <= cnt[1] - 1;
    return x;
endmethod
```

Concurrency properties?


February 22, 2016

<http://csg.csail.mit.edu/6.375>

L07-21


## Longest Prefix Match for IP lookup: 3 possible implementation architectures

Rigid pipeline




Inefficient memory usage but simple design

Linear pipeline



Efficient memory usage through memory port replicator

Circular pipeline



Efficient memory with most complex control


Which is "best"?

Arvind, Nikhil, Rosenband & Dwyer [ICCAD 2004]

L07-22

## Implementations of Static pipelines

Two designers, two results



## Synthesis results

LPM versions	Code size (lines)	Best Area (gates)	Best Speed (ns)	Mem. util. (random workload)
Static V	220	2271	3.56	63.5%
Static BSV	179	2391 (5% larger)	3.32 (7% faster)	63.5%
Linear V	410	14759	4.7	99.9%
Linear BSV	168	15910 (8% larger)	4.7 (same)	99.9%
Circular V	364	8103	3.62	99.9%
Circular BSV	257	8170 (1% larger)	3.67 (2% slower)	99.9%

Synthesis: TSMC 0.18  $\mu\text{m}$  lib

- Bluespec results can match carefully coded Verilog
- Micro-architecture has a dramatic impact on performance
- Architecture differences are much more important than language differences in determining QoR