

































Blocking cache state elements	
Vector#(CacheSize, Reg#(Line)) dataAr	ray <-
	replicateM(mkRegU);
Vector#(CacheSize, Reg#(Maybe#(CacheTag	))) tagArray <-
replicateM(mkR	eg(tagged Invalid));
Vector#(CacheSize, Reg#(Bool)) dirtyArr	ay <-
repli	<pre>cateM(mkReg(False));</pre>
Fifo#(2, Data) hitQ <- mkCFFifo; Reg#(MemReq) missReq <- mkRegU;	Tag and valid bits are kept together as a Maybe type
Reg#(CacheStatus) mshr <- mkReg(Rea	dy);
Fifo#(2, MemReq) memReqQ <- mkCFFifo; Fifo#(2, Line) memRespQ <- mkCFFifo;	CF Fifos are preferable because they provide better decoupling. An extra cycle here may not affect the performance by much
March 9, 2016 http://csg.csail.mit.edu/6.375	L12-18







Wait-f	ill rule
Ready -> Sta	rtMiss -> SendFillReq -> WaitFillResp -> Ready
rule waitFil	lResp(mshr == WaitFillResp);
let idx = g	getIdx(missReq.addr);
<b>let</b> tag = g	getTag(missReq.addr);
<b>let</b> data =	memRespQ.first;
tagArray[id	dx] <= Valid(tag);
<b>if</b> (missReq	.op == Ld) <b>begin</b>
dirtyArra	ay[idx] <= False; dataArray[idx] <= data;
hitQ.enq	(data[wOffset]); end
else begin	<pre>data[wOffset] = missReq.data;</pre>
dirtyArra	ay[idx] <= True; dataArray[idx] <= data;
end	
memRespQ.de	eq; mshr <= Ready;
endrule	
ch 9, 2016	http://csg.csail.mit.edu/6.375











