

```
Next Addr Predictor interface

interface AddrPred;
method Addr nap(Addr pc);
method Action update(Redirect rd);
endinterface

Two implementations:
Simple PC+4 predictor
Predictor using BTB
```

```
Simple PC+4 predictor


module mkPcPlus4 (AddrPred);
method Addr nap (Addr pc);
return pc + 4;
endmethod


method Action update (Redirect rd);
endmethod
endmodule


March 4, 2016 http://csg.csall.mlt.edu/6.375 T04-6
```

```
BTB predictor
module mkBtb (AddrPred);
  RegFile#(BtbIndex, Addr) ppcArr <- mkRegFileFull;</pre>
  RegFile#(BtbIndex, BtbTag) entryPcArr <- mkRegFileFull;</pre>
  Vector#(BtbEntries, Reg#(Bool))
       validArr <- replicateM(mkReg(False));</pre>
  function BtbIndex getIndex (Addr pc) = truncate (pc>>2);
  function BtbTag getTag(Addr pc) = truncateLSB(pc);
  method Addr nap (Addr pc);
    BtbIndex index = getIndex(pc);
    BtbTag tag = getTag(pc);
    if (validArr[index] && tag == entryPcArr.sub(index))
      return ppcArr.sub(index);
    else return (pc + 4);
  endmethod
  method Action update (Redirect redirect); ...
endmodule
                      http://csg.csail.mit.edu/6.375
```

```
BTB predictor update method
    redirect input contains a pc, the correct next pc and
    whether the branch was taken or not (to avoid making
    entries for not-taken branches)
       method Action update (Redirect redirect);
          if(redirect.taken)
           begin
            let index = getIndex(redirect.pc);
            let tag = getTag(redirect.pc);
            validArr[index] <= True;</pre>
            entryPcArr.upd(index, tag);
            ppcArr.upd(index, redirect.nextPc);
          else if(tag == entryPcArr.sub(index))
                  validArr[index] <= False;</pre>
       endmethod
March 4, 2016
                        http://csg.csail.mit.edu/6.375
                                                             T04-8
```











```
RISC-V Interface
    interface Proc;
       method Action hostToCpu(Addr startpc);
       method ActionValue# (CpuToHostData) cpuToHost;
       interface MemInit iMemInit;
       interface MemInit dMemInit;
    endinterface
   typedef struct {
        CpuToHostType c2hType;
        Bit#(16) data;
    } CpuToHostData deriving (Bits, Eq);
    typedef enum {
        ExitCode, PrintChar, PrintIntLow, PrintIntHigh
    } CpuToHostType deriving (Bits, Eq);
                                                          T04-12
March 4, 2016
                       http://csg.csail.mit.edu/6.375
```



RISC-V Interface: Others • hostToCpu • Tells the processor to start running from the given address • iMemInit/dMemInit • Used to initialize iMem and dMem • Can also be used to check when initialization is done • Defined in MemInit.bsv














Overview Groups of 2-3 students Each group assigned to a graduate mentor in our group Groups meet individually with Arvind, mentor and me Weekly reports due before the meeting Email to 6.375-admin@mit.edu and mentor

SCI	nedule	
Week	Date	Deliverable
0	Tuesday, March 15	Preliminary Proposal
0	Wednesday, March 16	Project Idea Presentation
0 1	• ,	Project Idea Presentation
	Wednesday, March 16 Week of March 28	Project Idea Presentation Final Proposal, High-Level Design and Test Plan
1	Wednesday, March 16	Project Idea Presentation Final Proposal, High-Level Design and Test Plan Microarchitectural Description
1 2	Wednesday, March 16 Week of March 28 Week of April 4	Project Idea Presentation Final Proposal, High-Level Design and Test Plan Microarchitectural Description
1 2 3	Wednesday, March 16 Week of March 28 Week of April 4 Week of April 11	Project Idea Presentation Final Proposal, High-Level Design and Test Plan Microarchitectural Description Implementation Status and Planned Exploration
1 2 3 4	Wednesday, March 16 Week of March 28 Week of April 4 Week of April 11 Week of April 18	Project Idea Presentation Final Proposal, High-Level Design and Test Plan Microarchitectural Description Implementation Status and Planned Exploration First Synthesis Results
1 2 3 4 5	Wednesday, March 16 Week of March 28 Week of April 4 Week of April 11 Week of April 18 Week of April 25	Project Idea Presentation Final Proposal, High-Level Design and Test Plan Microarchitectural Description Implementation Status and Planned Exploration First Synthesis Results Simulation Demonstration
1 2 3 4 5	Wednesday, March 16 Week of March 28 Week of April 4 Week of April 11 Week of April 18 Week of April 25 Week of May 2 Wednesday, May 11	Project Idea Presentation Final Proposal, High-Level Design and Test Plan Microarchitectural Description Implementation Status and Planned Exploration First Synthesis Results Simulation Demonstration FPGA Demonstration
1 2 3 4 5	Wednesday, March 16 Week of March 28 Week of April 4 Week of April 11 Week of April 18 Week of April 25 Week of May 2 Wednesday, May 11	Project Idea Presentation Final Proposal, High-Level Design and Test Plan Microarchitectural Description Implementation Status and Planned Exploration First Synthesis Results Simulation Demonstration FPGA Demonstration Final Report, Final Presentation
1 2 3 4 5	Wednesday, March 16 Week of March 28 Week of April 4 Week of April 11 Week of April 18 Week of April 25 Week of May 2 Wednesday, May 11	Project Idea Presentation Final Proposal, High-Level Design and Test Plan Microarchitectural Description Implementation Status and Planned Exploration First Synthesis Results Simulation Demonstration FPGA Demonstration Final Report, Final Presentation

Project Considerations ◆ Design a complex digital system


- Choose an application that could benefit from hardware acceleration or FPGAs
- Application should be well understood
 - Find/implement reference software code
- Look at past year projects on the website

March 4, 2016 http://csg.csail.mit.edu/6.375 T04-2

FPGA IPs and Resources

- Many Xilinx related IPs are available in the BSV library
 - \$BLUESPECDIR/BSVSource/Xilinx
 - BRAMs, DRAM, Clock generators/buffers, LED controller, HDMI controller, LCD controller
- Can wrap Verilog libraries/IPs in BSV code using importBVI
 - Tutorial: http://wiki.bluespec.com/Home/Experienced-Users/Import-BVI

March 4, 2016 http://csg.csail.mit.edu/6.375 T04-24



BRAMs in BSV Library 2 Ported BRAM server: mkBRAM2Server() Large FIFOs: mkSizedBRAMFIFO() Large sync FIFOs: mkSyncBRAMFIFO() Primitive BRAM: mkBRAMCore2() import BRAM::*; BRAM Configure cfg = defaultValue ; cfg.memorySize = 1024*32 ; //define custom memorySize //instantiate 32K x 16 bits BRAM module BRAM2Port#(UInt#(15), Bit#(16)) bram <- mkBRAM2Server (cfg);</pre> rule doWrite; bram.portA.request.put(BRAMRequest{ write: True, responseOnWrite: False, address: 15'h01 datain: data }); March 4, 2016 http://csg.csail.mit.edu/6.375

