## Sequential Circuits: Modules with Guarded Interfaces

#### Arvind Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology

September 11, 2019


http://csg.csail.mit.edu/6.375

# What is needed to make hardware design easier

- Extreme IP reuse "Intellectual Property"
  - Multiple instantiations of a block for different performance and application requirements
  - Packaging of IP so that the blocks can be assembled easily to build a large system (black box model)
- Ability to do modular refinement
- Whole system simulation to enable concurrent hardware-software development

# IP Reuse sounds wonderful until you try it ...

Example: Commercially available FIFO IP block




An error occurs if a push is attempted while the FIFO is full.

Thus, there is no conflict in a simultaneous push and pop when the FIFO is full. A simultaneous push and pop cannot occur when the FIFO is empty, since there is no pop data to prefetch. However, push data is captured in the FIFO.

A pop operation occurs when pop\_req\_n is asserted (LOW), as long as the FIFO is not empty. Asserting pop\_req\_n causes the internal read pointer to be incremented on the next rising edge of clk. Thus, the RAM read data must be captured on the clk following the assertion of pop\_req\_n.

## These constraints are spread over many pages of the documentation...

#### IP Reuse sounds wonderful until you try it ...



## These constraints are spread over many pages of the documentation...


#### A different view of Digital Hardware

- Complex Digital Systems are a collection of cooperating sequential machines, which all operate concurrently
- A sequential machine is like an object in an Object-Oriented language like C++ or Java
- A sequential machine can be manipulated only via its interface methods

...but first the basics


http://csg.csail.mit.edu/6.375


### Finite State Machines (FSMs)





- FSMs are a much studied mathematical object like the Boolean Algebra
  - FSMs are used extensively in software as well
  - A computer (in fact any digital hardware) is an FSM, though we don't think of it as such!
- Synchronous Sequential Circuits are a method to implement FSMs in hardware

#### D Flip-flop with Write Enable The building block of Sequential Circuits











Data is captured only if EN is on



No need to show the clock explicitly





*Register:* A group of flip-flops with a common clock and enable

*Register file:* A group of registers with a common clock, a shared set of input and output ports


#### **Clocked Sequential Circuits**

- In this class we will deal with only clocked sequential circuits
- We will also assume that all flip-flops are connected to the same clock
- To avoid clutter, the clock input will be implicit and not shown in diagrams
- Clock inputs are not needed in BSV descriptions unless we design multi-clock circuits

#### An example Modulo-4 counter

Prev State	NextState	
q1q0	inc = 0	inc = 1
00	00	01
01	01	10
10	10	11
11	11	00

 $q0^{t+1} = \sim inc \cdot q0^{t} + inc \cdot \sim q0^{t}$ 



Finite State Machine (FSM) representation

$$= inc \oplus q0^{t}$$
  


$$q1^{t+1} = \sim inc \cdot q1^{t} + inc \cdot \sim q1^{t} \cdot q0^{t} + inc \cdot q1^{t} \cdot \sim q0^{t}$$
  

$$= \sim inc \cdot q1^{t} + inc \cdot (q1^{t} \oplus q0^{t})$$

## Circuit for the modulo counter using D flip-flops with enables

- Use two D flip-flops, q0 and q1, to store the counter value
- Notice, the state of flip-flop changes only when inc is true

 $\{q1^{t+1}, q0^{t+1}\} = \{(q1^t \oplus q0^t), q0^t\}$  (assume inc is True)



# Sequential Circuit as a module with Interface




interface Counter; method Action inc; method Bit#(2) read; endinterface

- A module has internal state and an interface
- The internal state can be read and manipulated only by its interface methods
- An action method specifies which state elements are to be modified; it has an *enable* wire which must be true to execute the action
- Actions are *atomic* -- either all the specified state elements are modified or none of them are modified (no partially modified state is visible)
- Informally we refer to the *interface* of a module as its type


A module in Bluespec is like a class definition in Java or C++

September 11, 2019

#### Modulo-4 counter: An implementation in Bluespec



#### Modulo-4 counter The generated circuit




```
module mkCounter(Counter);
   Reg#(Bit#(2)) cnt <- mkReg(0);
   method Action inc;
      cnt <={cnt[1]^cnt[0],~cnt[0]};
   endmethod
   method Bit#(2) read;
      return cnt;
   endmethod
endmodule</pre>
```

September 11, 2019


1

### GCD: Euclid's Algorithm

Euclid's algorithm for computing the Greatest Common Divisor (GCD):



#### GCD module



GCD can be started if the module is not *busy*; Results can be read when *ready* 

interface GCD; method Action start (Bit#(32) a, Bit#(32) b); method ActionValue#(Bit#(32)) getResult; method Bool busy; method Bool ready; endinterface

```
getResult
                                                               start
   GCD implementation
                                                                   GCD
                                                                        ready
    module mkGCD (GCD); Type
Enstantiate
       Reg#(Bit#(32)) x <- mkReg(0); Reg#(Bit#(32)) y <- mkReg(0);</pre>
   state
       Reg#(Bool) busy_flag <- mkReg(False);</pre>
                                        Rule gcd will execute repeatedly
                                        until x becomes 0
       rule gcd;
          if (x >= y) begin x <= x - y; end //subtract
          else if (x != 0) begin x <= y; y <= x; end //swap</pre>
       endrule
                                                               Assume b != 0
       method Action start(Bit#(32) a, Bit#(32) b) ;
         x <= a; y <= b; busy_flag <= True;</pre>
                                                       start should be called only
       endmethod
                                                       if the busy is false;
       method ActionValue#(Bit#(32)) getResult
                                                       getResult should be called
         busy_flag <= False; return y;</pre>
                                                       only when ready is true.
       endmethod
       method Bool busy
                                   interface GCD;
              = busy_flag;
                                     method Action start(Bit#(32) a, Bit#(32) b);
       method Bool ready
                                     method ActionValue#(Bit#(32)) getResult;
                                     method Bool busy;
              = (x==0);
                                     method Bool ready;
     endmodule
                             http://csg.csall.mit.edu/6.375
September 11, 2019
                                                                             L04-17
```

#### Method calls


- Value method: Only observe the internal state
  - let counterValue = mod4counter.read;
  - Bool isGcdBusy = gcd.busy;
- Action method: Updates the state of the module
  - mod4counter.inc;
  - gcd.start(13,27);
- ActionValue#(t): Updates the state and returns a value
  - let resultGcd <- gcd.getResult;</pre>

Notice the use of `<-' instead of `=`

- Suppose we wrote
  - let badResultGCD = gcd.getResult;
  - then the type of badResultGCD would be ActionValue#(t) instead of t.
  - `=` just names the value on the right hand side while
    - `<-' indicates a side effect in addition to a return value

### Rule

#### A module may contain rules



What is meaning of this?



- A rule has a name (e.g., gcd)
- A rule is a collection of actions, which invoke methods
- All actions in a rule execute in parallel
- A rule can execute any time and when it executes all of its actions must execute

## Parallel Composition of Actions & Double-Writes

<pre>rule one; y &lt;= 3; x &lt;= 5; x &lt;= 7; endrule</pre>	Double write
<pre>rule two; y &lt;= 3; if (b) x &lt;= 7; else x &lt;= 5; endrule</pre>	No double write
<pre>rule three; y &lt;= 3; x &lt;= 5; if (b) x &lt;= 7; endrule</pre>	Possibility of a double write

- Parallel composition, and consequently a rule containing it, is illegal if a double-write possibility exists
- The Bluespec compiler rejects a program if there is any possibility of a double write in a rule or method


#### Guarded interfaces

- Make the life of the programmers easier: Include some checks (not busy, ready, ...) in the method definition itself, so that the user does not have to test the applicability of the method explicitly from outside
- Guarded Interface:
  - Every method has a guard (rdy wire)
  - The value returned by a method is meaningful only if its guard is true
  - Every action method has an *enable signal* (*en* wire) and it can be invoked (en can be set to true) only if its guard is true

```
interface GCD;
method Action start (Bit#(32) a, Bit#(32) b);
method ActionValue#(Bit#(32)) getResult;
method Bool busy;
method Bool ready;
```

endinterface

September 11, 2019



en and rdy wires are implicit; derived by the type of the method

#### GCD with Guards

```
module mkGCD (GCD);
        Reg#(Bit#(32)) x <- mkReg(0); Reg#(Bit#(32)) y <- mkReg(0);</pre>
        Reg#(Bool) busy_flag <- mkReg(False);</pre>
        rule gcd;
           if (x >= y) begin x <= x - y; end //subtract</pre>
           else if (x != 0) begin x <= y; y <= x; end //swap</pre>
        endrule
                                                              Assume b != 0
        method Action start(Bit#(32) a, Bit#(32) b) >> if (!busy_flag);
          x <= a; y <= b; busy_flag <= True;</pre>
                                                                     Guard?
        endmethod
        method ActionValue#(Bit#(32)) getResult x if (busy_flag&&(x==0));
          busy_flag <= False; return y;</pre>
        endmethod
                          interface GCD;
      endmodule
                            method Action start (Bit#(32) a, Bit#(32) b);
                            method ActionValue#(Bit#(32)) getResult;
                          endinterface
September 11, 2019
                            http://csg.csail.mit.edu/6.375
                                                                           L04-22
```

#### Rules with guards

Like a method, a rule can also have a guard

rule foo if (p); guard
 begin x1 <= e1; x2 <= e2; end
endrule</pre>


Syntax: In rules, "if" is optional before the guard!

- A rule can execute only if it's guard is true, i.e., if the guard is false the rule has no effect
- True guards can be omitted. Equivalently, the absence of a guard means the guard is always true
- For example we can attach a guard to gcd to prevent its unnecessary execution:


```
rule gcd if (busy_flag);
    if (x >= y) begin x <= x - y; end //subtract
    else if (x != 0) begin x <= y; y <= x; end //swap
endrule
```

### First-In-First-Out queue (FIFO)


- FIFO data structure is used extensively both in hardware and software to connect *things*
- In hardware, fifo have fixed size which is often as small as 1, and therefore the producer blocks when enqueuing into a full fifo and the consumer blocks when dequeueing from an empty fifo



## One-Element FIFO Implementation with guards



# Streaming a function using a FIFO with guarded interfaces




The implicit guards of the method calls are sufficient because a rule can execute only if the guards of all of its method calls are true

September 11, 2019

http://csg.csail.mit.edu/6.375

### Streaming a module




- Suppose we have a queue of pairs of numbers and we want to compute their GCDs and put the results in an output queue
- We can build such a system by creating the following modules


```
Fifo#(1,Vector#(2,t)) inQ <- mkFifo;
Fifo#(1,t) outQ <- mkFifo;
GCD gcd <- mkGCD;</pre>
```

- To glue these modules together we define two rules:
  - invokeGCD to push data from inQ into gcd
  - getResult to fetch result from gcd and put it into outQ

### Streaming a module: code



#### **Power of Abstraction:** Another GCD implementation



- A GCD module with the same interface but with twice the throughput; uses two gcd modules in parallel
- turnI is used by the start method to direct the input to the gcd whose turn it is and then turnI is flipped
- Similarly, turn0 is used by getResult to get the output from the appropriate gcd, and then turn0 is flipped

```
interface GCD;
method Action start (Bit#(32) a, Bit#(32) b);
method ActionValue#(Bit#(32)) getResult;
endinterface
content.edu/6.375
```

#### High-throughput GCD code

