# Increasing concurrency using bypasses and EHRs

Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology

#### Up-Down counter

```
module mkUpDownCounter (UpDownCounter);
Reg#(Bit#(8)) ctr <- mkReg (0);
method ActionValue#(Bit #(8)) up if (ctr < 255);
ctr <= ctr+1; return ctr;
endmethod
method ActionValue#(Bit #(8)) down if (ctr > 0);
ctr <= ctr-1; return ctr;
endmethod
endmodule
```

#### Using the counter

- methods up and down can be ready at the same time but if they are executed concurrently a double write error will occur
- Hence, rules producer and consumer cannot be allowed to execute concurrently either

#### Up-Down counter How to avoid the double write error?



When producer's rdy is True, it makes consumer's en False, preventing it from making any state updates, and hence, no double write error

Can we design an up and down counter where the up and down methods won't conflict?



### Rules for pipeline

```
rule stage1;
  fifo1.enq(f0(inQ.first));
  inQ.deq; endrule
rule stage2;
  fifo2.enq(f1(fifo1.first));
  fifo1.deq; endrule
rule stage3;
  outQ.enq(f2(fifo2.first));
  fifo2.deq; endrule
```



- These rules must execute concurrently in a pipelined system
  - They can execute concurrently, only if fifos allow concurrent enq and deq
  - In our one-element fifo design, enq and deq were mutually exclusive!





#### **One-Element FIFO**

```
module mkFifo (Fifo#(1, Bit#(n)));
  Reg#(Bit#(n)) d <- mkRegU;</pre>
  Reg#(Bool) v <- mkReg(False);</pre>
  method Action enq(Bit#(n) x) if (!v);
    v <= True; d <= x;</pre>
  endmethod
  method Action deq if (v);
    v <= False;</pre>
  endmethod
  method Bit#(n) first if (v);
    return d;
  endmethod
endmodule
```



Can we make a fifo where enq and deq can be done concurrently ?



### How about a Two-Element FIFO?



- Initially, both va and vb are false
- First enq will store the data in da and mark va true
- An enq can be done as long as vb is false;
- A deq can be done as long as va is true;
- Assume, if there is only one element in the FIFO, it resides in da

### Two-Element FIFO

```
module mkCFFifo (Fifo#(2, Bit#(n)));
 //instantiate da, va, db, vb
  rule canonicalize if (vb && !va);
    da <= db;
    va <= True;</pre>
    vb <= False;</pre>
  endrule
  method Action enq(Bit#(n) x) if (!vb);
    begin db <= x; vb <= True; end</pre>
  endmethod
  method Action deq if (va);
    va <= False;</pre>
  endmethod
  method Bit#(n) first if (va);
    return da;
  endmethod
endmodule
```



Both enq and deq can execute concurrently but both are mutually exclusive with canonicalize.

Canonicalize rule introduces a dead cycle after an enq/deq



#### Limitations of registers in Bluespec

- Using only registers, no communication can take place in the same clock cycle between
  - two methods or
  - two rules or
  - a rule and a method
- At times bypassing values between rules and methods is necessary to achieve high performance

### Bypassing in Bluespec

- In Bluespec one thinks of bypassing in terms of reducing the number of cycles it takes to execute two conflicting rules or methods
- For example, design a FIFO, where a rule can perform an enq on a full FIFO provided another rule performs a deq simultaneously
  - requires signaling from deq to enq
- Another example : Transform the rules on the right so that they execute concurrently, and behave functionally as if ra happened before rb (ra <rb)</li>
  - requires communicating the value of x from ra to rb in the same cycle

Not possible in the subset of Bluespec you have seen so far!

rule ra; x <= y+1; endrule rule no; v <= x+2;endrule

# New types of registers to enable bypassing



http://csg.csail.mit.edu/6.375

#### Ephemeral History Register (EHR) Dan Rosenband [MEMOCODE'04]



- r[1] returns:
  - the current state if w[0] is not enabled
  - the value being written if w[0] is enabled
- w[1] has higher priority than w[0]
   We will use EHRs to enhance concurrency in our designs but EHRs because internal bypass can increase the critical combinational path length

## Do up and down counter using EHRs

```
module mkUpDownCounter (UpDownCounter);
   Reg#(Bit#(8)) ctr <- mkReg (0);
   method ActionValue#(Bit#(8)) up if (ctr < 255);
      ctr <= ctr+1; return ctr;
   endmethod
   method ActionValue#(Bit#(8)) down if (ctr > 0);
      ctr <= ctr-1; return ctr;
   endmethod
endmodule</pre>
```

	<pre>module mkUpDownCounter (UpDownCounter);     Ebp#(2 Bit#(8)) ctp &lt;= mkEbp (0);</pre>
	$LIII # (2) DI (# (0)) C(1 \times - m \times LIII (0))$
Assuming,	<pre>method ActionValue#(Bit#(8)) up if (ctr[0] &lt; 255);</pre>
functionally	ctr[0] <= ctr[0]+1;
we want to	endmethod
execute up	<pre>method ActionValue#(Bit#(8)) down if (ctr[1] &gt; 0);</pre>
before down,	ctr[1] <= ctr[1]-1;
i.e., up < down	endmethod
·	endmodule

# Do up and down counter using EHRs: Analysis



- Method down will the see the ctr value being written by method up
- Method down's write of ctr value will overwrite the ctr write by method up
- The functionality of this counter is the same as the one using registers, except for one edge case
  - EHR version would allow method down to be executed even when ctr is 0 provided method up is executed at the same time

http://csg.csail.mit.edu/6.375

## Inside the Up-Down counter with EHRs





No double write problem but potentially a longer combinational path

#### Using the EHR Up-Down counter



- No need to prevent the execution of the consumer!
- For proper circuit generation we need to reflect in the interface definition of the counter whether up and down methods can be called concurrently

#### Conflict Matrix

- We can define a Conflict Matrix (CM), which specifies for a given pair of methods, or a pair of rules, or a method and rule, the effect of concurrent execution
  - ra < rb : ra and rb can be executed concurrently; the net effect is as if ra executed before rb
  - ra CF rb: ra and rb can be executed concurrently; the net effect is the same as (ra<rb) and (rb<ra)</li>
  - ra C rb: ra and rb Conflict; either the concurrent execution will cause a double-write error or the resulting effect is neither (ra<rb) nor (rb<ra)</li>
  - ra ME rb: the guards of ra and rb are mutually exclusive and thus, ra and rb can never be rdy together

#### Conflict Matrix of Primitive modules Registers and EHRs

Register		reg.r	reg.w
	reg.r	CF	<
	reg.w	>	С

EHR		EHR.r0	EHR.w0	EHR.r1	EHR.w1
	Ehr.r0	CF	<	CF	<
	Ehr.w0	>	С	<	<
	Ehr.r1	CF	>	CF	<
	Ehr.w1	>	>	>	С

## CMs for Up-Down counter with and without EHR

```
module mkUpDownCounter (UpDownCounter);
   Reg#(Bit#(8)) ctr <- mkReg (0);
   method ActionValue#(Bit#(8)) up if (ctr < 255);
      ctr <= ctr+1; return ctr;
   endmethod
   method ActionValue#(Bit#(8)) down if (ctr > 0);
      ctr <= ctr-1; return ctr;
   endmethod
endmodule</pre>
```

	up	down
up	С	С
down	С	С

```
module mkUpDownCounter (UpDownCounter);
Ehr#(2, Bit#(8)) ctr <- mkEhr (0);
method ActionValue#(Bit#(8)) up if (ctr[0] < 255);
    ctr[0] <= ctr[0]+1; return ctr[0];
endmethod
method ActionValue#(Bit#(8)) down if (ctr[1] > 0);
    ctr[1] <= ctr[1]-1; return ctr[1];
endmethod
endmodule
```

	up	down
up	С	<
down	>	С

Given the CM, we can generate proper hardware for the users of these different modules

### Designing FIFOs using EHRs

- Pipeline FIFO: An enq into a full FIFO is permitted provided a deq from the FIFO is done simultaneously (deq < enq)</li>
- Bypass FIFO: A deq from an empty FIFO is permitted provided an enq into the FIFO is done simultaneously (enq < deq)</li>
- Conflict-Free FIFO: Both enq and deq are permitted concurrently as long as the FIFO is not-full and not-empty
  - The effect of enq is not visible to deq, and vise versa

## We will derive such FIFOs starting with one or two element FIFO implementations

#### Making One-Element FIFO into a *Pipeline* FIFO

module mkFifo (Fifo#(1, Bit#(n)));
 Reg#(Bit#(n)) d <- mkRegU;
 Ehr#(2, Bool) v <- mkEhr(False);</pre>

```
method Action enq(Bit#(n) x) if (!v[1]);
v[1] <= True; d <= x;
endmethod
method Action deq if (v[0]);
v[0] <= False;
endmethod
method Bit#(n) first if (v[0]);
return d;
endmethod
```

#### Pipelined FIFO CM

	enq	deq	first
enq	С	>	>
deq	<	С	>
first	<	<	CF

- enq 'sees' deq
- v has the right value in all cases
- no double write error



endmodule

#### Making One-Element FIFO into a *Bypassed* FIFO

module mkFifo (Fifo#(1, Bit#(n)));
Ehr#(2, Bit#(n)) d <- mkEhr(?);
Ehr#(2, Bool) v <- mkEhr(False);</pre>

method Action enq(Bit#(n) x) if (!v[0]); v[0] <= True; d[0] <= x; endmethod method Action deq if (v[1]); v[1] <= False; endmethod method Bit#(n) first if (v[1]); return d[1]; endmethod endmodule

#### Bypass FIFO CM

	enq	deq	first
enq	С	<	<
deq	>	С	>
first	>	<	CF

- deq 'sees' enq
- v and d have
   the right
   values in all
   cases
- no double write error



### **Two-Element FIFO**

```
module mkCFFifo (Fifo#(2, Bit#(n)));
  Ehr#(2, Bit#(n)) da <- mkEhr(?);</pre>
                                                1.
  Ehr#(2, Bool) va <- mkEhr(False);</pre>
  Ehr#(2, Bit#(n)) db <- mkEhr(?);</pre>
  Ehr#(2, Bool) vb <- mkEhr(False);</pre>
  rule canonicalize (vb[1] && !va[1]);
      da[1] <= db[1]; va[1] <= True;</pre>
      vb[1] <= False; endrule</pre>
 method Action enq(Bit#(n) x) if (!vb[0]);
     db[0] <= x; vb[0] <= True;
 endmethod
 method Action deq if (va[0]);
      va[0] <= False;</pre>
 endmethod
 method Bit#(n) first if (va[0]);
      return da[0];
  enamethoa
                  In any given cycle simultaneous eng and
endmodule
                  deg are permitted provided the FIFO is
                  neither full nor empty
http://csq.csail.mit.edu/6.375
```

September 18, 2019



vb va

- EHRs 2. since eng and deg happen first, assign them ports 0
- 3. assign canocalize port 1

	enq	deq	first	cano
enq	С	CF	CF	<
deq	CF	С	>	<
first	CF	<	CF	<
cano	>	>	>	С

107-22

### Revisiting the rules for pipeline

```
rule stage1;
fifo1.enq(f0(inQ.first));
inQ.deq; endrule
rule stage2;
fifo2.enq(f1(fifo1.first));
fifo1.deq; endrule
rule stage3;
outQ.enq(f2(fifo2.first));
fifo2.deq; endrule
```

Pipeline or Conflict-Free fifos





### Using EHRs

- EHRs can be used to design a variety of modules to reduce the conflict between its methods
  - FIFO, RF, Score Board, memory systems
- This way the user of such modules only has to understand the CM of the module, and not whether or how EHRs were used internally
- However, modules that use EHRs, e.g., bypass FIFO or pipeline FIFO, can increase the length of combinational paths and thus, affect the clock period

#### Serializability of Concurrent Execution of Rules

#### Serializability

- We could say that the concurrent execution of rules or methods is allowed as long as no double write error is possible
- In fact, we impose the additional constraint of *serializability* on the concurrent execution of rules:

Serializability means that a concurrent execution of rules must match some serial execution of rules, aka one-rule-at-a-time execution of rules

 The serializability constrain is imposed to make it easier to analyze the behavior of concurrent systems; it is a common and well established practice all distributed systems and databases

> In the hardware domain the idea of serializability is new at the design level but it has been used extensively in proving properties of the design

## One-rule-at-a-time semantics of Bluespec

#### Repeatedly:

- Select any rule that is ready to execute
- Compute the state updates
- Make the state updates

Any legal behavior of a Bluespec program can be explained by observing the state updates obtained by applying one rule at a time

However, for performance we execute multiple rules concurrently whenever possible without violating the one-rule-at-a-time semantics

#### Concurrent execution of rules

le ra;
x <= y+1;
drule
le rb;
y <= y+2;
drule

- What results will these examples produce if we executed the two rules in each example concurrently
  - There is no possibility of a double-write error
  - But what does it mean to execute these rules concurrently

#### **Concurrent Execution**

Example 1	Example 2	Example 3
<b>rule</b> ra;	rule ra;	rule ra;
x <sup>t+1</sup> <= x <sup>t</sup> +1;	x <sup>t+1</sup> <= y <sup>t</sup> +1;	x <sup>t+1</sup> <= y <sup>t</sup> +1;
endrule	endrule	endrule
<pre>rule rb;</pre>	<pre>rule rb;</pre>	rule rb;
y <sup>t+1</sup> <= y <sup>t</sup> +2;	$y^{t+1} <= x^{t}+2;$	y <sup>t+1</sup> <= y <sup>t</sup> +2;
endrule	endrule	endrule

- We are allowed to read and write a register in the same clock cycle and when we do that the result of the read is the old value of the register; the value of the write is not visible until the next clock cycle
  - We show these values by writing a time as a superscript. Thus, x<sup>t</sup> is the old value and x<sup>t+1</sup> is the new value; For any x, if there is no x<sup>t+1</sup> defined, then x<sup>t+1</sup> = x<sup>t</sup>
- Assuming initially x and y are both 0, concurrent execution of the two rules in each of the three example will result in value 1 in x and 2 in y

#### Executing ra before rb (ra < rb)

Example 1	Example 2	Example 3
<pre>rule ra;</pre>	<pre>rule ra;</pre>	rule ra;
endrule	endrule	endrule
<pre>rule rb;</pre>	<pre>rule rb;</pre>	<pre>rule rb;</pre>
y <sup>t+2</sup> <= y <sup>t+1</sup> +2;	$y^{t+2} <= x^{t+1}+2;$	$y^{t+2} <= y^{t+1}+2;$
endrule	endrule	endrule

Final value of (x,y) given the initial values (0,0)

Concurrent	Ex 1	Ex 2	Ex 3
Execution	(1,2)	(1,2)	(1,2)
ra < rb	(1,2)	(1,3)	(1,2)

rb < ra

http://csg.csail.mit.edu/6.375

#### Executing rb before ra (rb < ra)

Example 1	Example 2	Example 3
<b>rule</b> ra; x <sup>t+2</sup> <= x <sup>t+1</sup> +1;	<pre>rule ra; x<sup>t+2</sup> &lt;= y<sup>t+1</sup>+1;</pre>	<pre>rule ra;    x<sup>t+2</sup> &lt;= y<sup>t+1</sup>+1;</pre>
endrule	endrule	endrule
<pre>rule rb;</pre>	<pre>rule rb;</pre>	<pre>rule rb;</pre>
y <sup>t+1</sup> <= y <sup>t</sup> +2;	$y^{t+1} <= x^{t}+2;$	y <sup>t+1</sup> <= y <sup>t</sup> +2;
endrule	endrule	endrule

Final value of (x,y) given the initial values (0,0)

Concurrent Execution	Ex 1 (1,2)	Ex 2 (1,2)	Ex 3 (1,2)
ra < rb	(1,2)	(1,3)	(1,2)
rb < ra	(1,2)	(3,2)	(3,2)

http://csg.csail.mit.edu/6.375

## Can these rules execute concurrently? (without violating the one-rule-at-a-time-semantics)

Example 1	Example 2	Example 3
<b>rule</b> ra;	rule ra;	rule ra;
x <= x+1;	x <= y+1;	x <= y+1;
endrule	endrule	endrule
<pre>rule rb;</pre>	<pre>rule rb;</pre>	<pre>rule rb;</pre>
y <= y+2;	y <= x+2;	y <= y+2;
endrule	endrule	endrule

Final value of (x,y) given the initial values (0,0)

**Ex 1** Ex 2 Ex 3 Concurrent 1,2 [1,2] Execution ra < rb1,2) (1,3)1,2) (3, 2)rb < ra(1,2)(3,2 Yes, No, Yes, Conflict-Conflict ra<rb Free (http:)/csg.csail.mit.edu/6.375 September 18, 2019

### Why is serializability important?

- As you have seen it is straight forward to build hardware so that ra and rb will execute concurrently. However, in general, it is difficult to derive the behavior of the resulting circuit
- Serializability, lets us apply one rule at a time in some order to derive the behavior of the composite system
- Without serializability, the atomicity of each rule has no meaning in a complex system
- Even though serializability imposes an additional constraint, and will make us reject some RTL implementations for a Bluespec design, in practice its advantages far outweigh its disadvantages in debugging and verification

rule ra; x <= y+1; endrule rule rb; y <= x+2; endrule

initially (x,y) are (0,0)

Concurrent Execution	(1,2)
ra < rb	(1,3)
rb < ra	(3,2)

September 18, 2019

#### The derivation of CM

There is a natural ordering between the values of CM entries



- This ordering permits us to take intersections of conflict information, e.g.,
  - {>}∩{<,>} = {>}
  - $\{>\} \cap \{<\} = \{\}$
- We use the CM of primitive modules (register, EHR) to derive the CM for the interface methods of a module

# Deriving the Conflict Matrix (CM) of a module interface

- Let g1 and g2 be the two methods defined by a module, such that
- Methods  $mcalls(g1) \neq \{g11,g12...g1n\}$
- called by g1 mcalls(g2)= $\{g21,g22...g2m\}$ 
  - $CM[g1,g2] = conflict(g11,g21) \cap conflict(g11,g22) \cap ...$  $\cap conflict(g12,g21) \cap conflict(g12,g22) \cap ...$

 $\cap$  conflict(g1n,g21)  $\cap$  conflict(g1n,g22)  $\cap$ ...

 conflict(x,y) = if x and y are methods of the same module then CM[x,y] else CF

Compiler can derive the CM for a module by starting with the innermost modules in the module instantiation tree

#### CM for rules

 The conflict between two rules or a rule and a method can be derived in a similar manner by examining the CM properties of the constituent method calls



#### Two-Element FIFO Deriving the CM

```
method Action enq(t x) if (!vb);
if (va) begin db <= x; vb <= True; end
else begin da <= x; va <= True; end
endmethod
method Action deq if (va);
if (vb) begin da <= db; vb <= False; end
else begin va <= False; end
endmethod
```



We can derive a conservative CM by ignoring the conditionals
mcalls(enq) = {vb.r, va.r, db.w, vb.w, da.w, va.w}
mcalls(deq) = {va.r, vb.r, da.w, db.r, vb.w, va.w}

```
CM[enq,deq] = CM[vb.r,va.r] \cap CM[vb.r,vb.r] \cap CM[vb.r,da.w] \cap CM[vb.r,db.r] \cap CM[vb.r,vb.w] \cap CM[vb.r,va.w] \cap CM[va.r,va.r] \cap CM[va.r,vb.r] \cap CM[va.r,da.w] \cap CM[va.r,db.r] \cap CM[va.r,vb.w] \cap CM[va.r,va.w] \cap CM[db.w,va.r] \cap CM[db.w,vb.r] \cap CM[db.w,da.w] \cap CM[db.w,db.r] \cap CM[db.w,vb.w] \cap CM[db.w,va.w] \cap CM[vb.w,va.r] \cap CM[vb.w,vb.r] \cap CM[vb.w,da.w] \cap CM[vb.w,db.r] \cap CM[vb.w,vb.w] \cap CM[vb.w,va.w] \cap CM[da.w,vb.r] \cap CM[da.w,da.w] \cap CM[da.w,db.r] \cap CM[da.w,vb.w] \cap CM[da.w,va.w] \cap CM[va.w,va.r] \cap CM[va.w,vb.r] \cap CM[va.w,da.w] \cap CM[va.w,db.r] \cap CM[da.w,vb.w] \cap CM[da.w,va.w] \cap CM[va.w,va.r] \cap CM[va.w,vb.r] \cap CM[va.w,da.w] \cap CM[va.w,db.r] \cap CM[va.w,vb.w] \cap CM[va.w,va.w] \cap CM[va.w,va.r] \cap CM[va.w,vb.r] \cap CM[va.w,da.w] \cap CM[va.w,db.r] \cap CM[va.w,vb.w] \cap CM[va.w,va.w] = CF \cap \{<\} \cap CF \cap \{<\} \cap \{>\} \cap C \cap C \cap \{>\} \cap C = C
```