## Non-pipelined processors

Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology

# Processor Components and Datapath



Datapath (arrows in this diagram) are conceptual; the real datapaths are derived automatically from the Bluespec description

## **Processor function**

- Fetch the instruction at pc
- Decode the instruction
- Execute the instruction (compute the next state values for the register file and pc)
  - Access the memory if the instruction is a Ld or St
- Update the register file and pc

First, we will examine the major components: register file, ALU, memory, decoder, execution unit; and then put it all together to build single-cycle and multicycle nonpipelined implementations of RISC-V

# Arithmetic-Logic Unit (ALU)



This is what you implemented in Lab4

http://csg.csail.mit.edu/6.375

## **ALU for Branch Comparisons**



### **Register File** 2 Read ports + 1 Write port



Registers can be read or written any time, so the guards are always true (not shown)

```
typedef Bit#(32) Word;
typedef Bit#(5) RIndx;
interface RFile2R1W;
  method Word rd1(RIndx index) ;
  method Word rd2(RIndx index) ;
  method Action wr (RIndx index, Word data);
endinterface
```

## **Register File implementation**

```
module mkRFile2R1W(RFile2R1W);
Vector#(32,Reg#(Word)) rfile <- replicateM(mkReg(0));
method Word rd1(RIndx rindx) = rfile[rindx];
method Word rd2(RIndx rindx) = rfile[rindx];
method Action wr(RIndx rindx, Word data);
if(rindx!=0) begin rfile[rindx] <= data; end
endmethod
endmodule
Register 0 is hardwired to
zero and cannot be written</pre>
```

All three methods of the register file can be called simultaneously, and in that case the read methods read the value already in the register file

{rd1, rd2} < wr

# Magic Memory Model



- Reads and writes behave as in a register file (not true for real SRAM or DRAM)
  - Reads are combinational
  - Write, if enabled, is performed at the rising clock edge
- However, unlike a register file, there is only one port, which is used either for reading or for writing

Next lecture we will consider more realistic memory systems

# Magic Memory Interface



Magic memory can be read or written any time, so the guards are always true (not shown)

interface MagicMemory; method ActionValue#(Word) req(MemReq r); endinterface typedef struct {MemOp op; Word addr; Word data;} MemReq deriving(Bits, Eq); typedef enum {Ld, St} MemOp deriving(Bits, Eq);

let data <- m.req(MemReq{op:Ld, addr:a, data:dwv});
let dummy <- m.req(MemReq{op:St, addr:a, data:v});</pre>

// default word value Word dwv = 0;

http://csg.csail.mit.edu/6.375

## Instruction Decoding

- An instruction can be executed only after each of its fields has been extracted
  - Fields are needed to access the register file, compute address to access memory, supply the proper opcode to ALU, set the pc, ...
- Some 32 bit values may not represent an instruction or may represent an instruction not supported by our implementation
- Many instructions differ only slightly from each other in both decoding and execution

Unlike RISC-V, some instruction sets are extremely complicated to decode, e.g. Intel X86

# **ALU Instructions**

#### Differ only in the ALU op to be performed

Instruction	Description	Execution
ADD rd, rs1, rs2	Add	<pre>reg[rd] &lt;= reg[rs1] + reg[rs2]</pre>
SUB rd, rs1, rs2	Sub	<pre>reg[rd] &lt;= reg[rs1] - reg[rs2]</pre>
SLL rd, rs1, rs2	Shift Left Logical	<pre>reg[rd] &lt;= reg[rs1] &lt;&lt; reg[rs2]</pre>
SLT rd, rs1, rs2	Set if < (Signed)	reg[rd] <= (reg[rs1] < <sub>s</sub> reg[rs2]) ? 1 : 0
SLTU rd, rs1, rs2	Set if < (Unsigned)	reg[rd] <= (reg[rs1] < <sub>u</sub> reg[rs2]) ? 1 : 0
XOR rd, rs1, rs2	Xor	<pre>reg[rd] &lt;= reg[rs1] ^ reg[rs2]</pre>
SRL rd, rs1, rs2	Shift Right Logical	<pre>reg[rd] &lt;= reg[rs1] &gt;&gt;u reg[rs2]</pre>
SRA rd, rs1, rs2	Shift Right Arithmetic	$reg[rd] \le reg[rs1] >>_{s} reg[rs2]$
OR rd, rs1, rs2	Or	<pre>reg[rd] &lt;= reg[rs1]   reg[rs2]</pre>
AND rd, rs1, rs2	And	<pre>reg[rd] &lt;= reg[rs1] &amp; reg[rs2]</pre>

These instructions are grouped in a category called OP with fields (func, rd, rs1, rs2) where func is the function for the ALU
 September 30, 2019

# **ALU Instructions**

#### with one Immediate operand

Instruction	Description	Execution			
ADDI rd, rs1, immI	Add Immediate	reg[rd] <= reg[rs1] + immI			
SLTI rd, rs1, immI	Set if < Immediate (Signed)	reg[rd] <= (reg[rs1] < <sub>s</sub> immI) ? 1:0			
SLTIU rd, rs1, immI	Sef it < Immediate (Unsigned)	reg[rd] <= (reg[rs1] < <sub>u</sub> immI) ? 1:0			
XORI rd, rs1, immI	Xor Immediate	<pre>reg[rd] &lt;= reg[rs1] ^ immI</pre>			
ORI rd, rs1, immI	Or Immediate	reg[rd] <= reg[rs1]   immI			
ANDI rd, rs1, immI	And Immediate	reg[rd] <= reg[rs1] & immI			
SLLI rd, rs1, immI	Shift Left Logical Immediate	<pre>reg[rd] &lt;= reg[rs1] &lt;&lt; immI</pre>			
SRLI rd, rs1, immI	Shift Right Logical Immediate	reg[rd] <= reg[rs1] >> <sub>u</sub> immI			
SRAI rd, rs1, immI	Shift Right Arithmetic Immediate	$reg[rd] \le reg[rs1] >>_s immI$			
<ul> <li>These instructions are grouped in a category called OPIMM with fields (func, rd, rs1, immI) where func is</li> <li>the function for the aluai mit odu/6 375</li> </ul>					

## **Branch Instructions**

#### differ only in the aluBr operation they perform

Instruction	Description	Execution
BEQ rs1, rs2, immB	Branch =	<pre>pc &lt;= (reg[rs1] == reg[rs2]) ? pc + immB : pc + 4</pre>
BNE rs1, rs2, immB	Branch !=	<pre>pc &lt;= (reg[rs1] != reg[rs2]) ? pc + immB : pc + 4</pre>
BLT rs1, rs2, immB	Branch < (Signed)	<pre>pc &lt;= (reg[rs1] &lt;<sub>s</sub> reg[rs2]) ? pc + immB : pc + 4</pre>
BGE rs1, rs2, immB	Branch ≥ (Signed)	$pc \le (reg[rs1] \ge_s reg[rs2]) ? pc + immB$ : $pc + 4$
BLTU rs1, rs2, immB	Branch < (Unsigned)	<pre>pc &lt;= (reg[rs1] &lt;<sub>u</sub> reg[rs2]) ? pc + immB : pc + 4</pre>
BGEU rs1, rs2, immB	Branch ≥ (Unsigned)	$pc \le (reg[rs1] \ge_u reg[rs2]) ? pc + immB$ : $pc + 4$

 These instructions are grouped in a category called BRANCH with fields (brFunc, rs1, rs2, immB) where brFunc is the function for aluBr

## **Remaining Instructions**

Instruction	Description	Execution
JAL rd, immJ	Jump and Link	reg[rd] <= pc + 4 pc <= pc + immJ
JALR rd, immI(rs1)	Jump and Link Register	reg[rd] <= pc + 4 pc <= {(reg[rs1] + immI)[31:1], 1'b0}
LUI rd, immU	Load Upper Immediate	reg[rd] <= immU
LW rd, immI(rs1)	Load Word	<pre>reg[rd] &lt;= mem[reg[rs1] + immI]</pre>
SW rs2, immS(rs1)	Store Word	mem[reg[rs1] + immS] <= reg[rs2]

- Each of these instructions is in a category by itself and needs to extract different fields from the instruction
- LW and SW need to access memory for execution and thus, are required to compute an effective memory address

### Decoding instructions An Example



- What RISC-V instruction is represented by these 32 bits?
- Reference manual specifies the fields as follows:
  - opcode = 0110011 => opCode Op, R-type encoding
  - funct3 = 000 => ADD
  - rd = 00011 => x3
  - rs1 = 00010 => x2
  - rs2 = 00001 => x1

What is the meaning of executing this instruction? rf.wr(3, alu(rf.rd1(2), rf.rd2(1), Add)); pc<=pc+4;</p>

## Decoding can be complicated!



- What is this instruction?
- Reference manual specifies the fields as follows:
  - opcode = 1100011 => opCode branch, B-type encoding
  - funct3 = 001 => BNEQ
  - rs1 = 00001 => x1
  - rs2 = 00000 => x0
  - imm[12:1] = {1, 1, 111111, 1110};
  - imm[0] = 0; imm[31:13] are sign extended

=> imm[31:0] = -4

brAlu(rf.rd1(1), rf.rd2(0), Neq) ? pc <= pc + (-4) : pc <= pc + 4</pre>

## Instruction decoder

- We need a function to extract the category and the various fields for each category from a 32-bit instruction
- Fields we have identified so far are:
  - Instruction category: OP, OPIMM, BRANCH, JAL, JALR, LUI, LOAD, STORE, Unsupported
  - Function for alu: aluFunc
  - Function for brAlu: brFunc
  - Register fields: rd, rs1, rs2
  - Immediate constants: immI(12), immB(12), immJ(20), immU(20), immS(12) but each is used as a 32-bit value with proper sign extension

Notice that no instruction has all the fields

### Encoding Examples

#### Immediate encodings

31 25	24 20	19 15	14 12	11 7	6 0	
funct7	rs2	rsl	funct3	rd	opcode	R-type
imm[11:	0]	rsl	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rsl	funct3	imm[4:1 11]	opcode	B-type
imm[31:12]				rd	opcode	U-type
imm[20 10:1 11 19:12]				rd	opcode	J-type

#### Sample instruction encodings

			·			
imm[31:12]			rd	0110111	LUI	
imm[20]10:1[11]19:12]			rd	1101111	JAL	
imm[11:	0]	rsl	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rsl	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rsl	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	0]	rsl	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:	0]	rs1	000	rd	0010011	ADDI
imm[11:	0]	rsl	010	rd	0010011	SLTI
imm[11:	0]	rs1	011	rd	0010011	SLTIU
imm[11:	0]	rs1	100	rd	0010011	XORI

September 30, 2019

http://csg.csail.mit.edu/6.375

## **Decoded Instruction Type**



September 30,

function DecodedInst decode(Bit#(32) inst);

#### Single-Cycle Implementation Putting it all together



## **Function execute**

```
function ExecInst execute( DecodedInst dInst,
                     Word rVal1, Word rVal2, Word pc );
// extract from dInst: iType, aluFunc, brFunc, imm
// initialize eInst and its fields: data, nextPc, addr to dwv
  case (iType) matches
   OP: begin data = alu(rVal1, rVal2, aluFunc);
              nextPc = pc+4; end
   OPIMM: begin data = alu(rVal1, imm, aluFunc);
                 nextPc = pc+4; end
    BRANCH: begin nextPc = aluBr(rVal1, rVal2, brFunc) ?
                                        pc+imm : pc+4; end
    LUI: begin data = imm; nextPc = pc+4; end
    JAL: begin data = pc+4; nextPc = pc+imm; end
    JALR: begin data = pc+4; nextPc = (rVal1+imm) (& ~1; )end
    LOAD: begin addr = rVal1+imm; nextPc = pc+4; end
    STORE: begin data = rVal2; addr = rVal1+imm;
                                                    To zero out
                 nextPc = pc+4; end
                                                    the LSB
endcase // assign to eInst;
endfunction
```

## Updating the state

An elegant coding trick: you can package these update actions in a procedure that returns these actions

# **Update Function**

a function that returns an action

```
function Action updateState(ExecInst eInst, Reg#(Word) pc,
                             RFile2R1W rf, MagicMemory dMem);
                                       we are passing the register, not its
return (action
                                       value, as a parameter
  //Extract fileds of eInst: data, addr, dst;
    let data = eInst.data;
  // memory access
    if (eInst.iType == LOAD) begin
       data <- dMem.req(MemReq{op:Ld, addr:addr, data: dwv});</pre>
    end else if (eInst.iType == STORE) begin
       let dummy <- dMem.req(MemReq{op:St, addr:addr,</pre>
                                              data:data});
    end
  // register file write
    if (dst.valid) rf.wr(dst.data, data);
  // pc update
    pc <= eInst.nextPc;</pre>
```

endaction);
endfunction

September 30, 2019

It can be called as follows:
 updateState(eInst, pc, rf, dMem);

### **Processor Interface**

<pre>module mkProcessor(Empty);</pre>	
 endmodule	

- For testing, processor is connected to a host computer\* which can read and write the memory of the processor directly
- The processor's memory is preloaded with program and data; it always starts at pc=0
- When the program terminates it writes a 0 in a predetermined location and stops the simulation
  - If the program hits an illegal or unsupported instruction, it dumps the processor state and stops the simulation

Consequently the processor interface has no methods, ie, it's interface is Empty!

\*In the simulation environment the host computer is the same computer on which the simulator runs

# Understanding generated hardware (the real datapath)



 Not all instructions have both src1 and src2 fields but there is no harm/cost in reading unused registers; we never use results generated by the use of undefined fields

 When the same function is called with two different arguments, a mux is generated automatically

### Understanding generated hardware

#### continued



- How many alu circuits?
  - The two uses of alu are mutually exclusive, so the BSV compiler/backend tools should share the same alu circuit; ones needs to check the output to determine this
  - Can address calculation use the same alu?
- Reuse is not necessarily a good idea because it prevents specialization
  - The circuit for pc+4 has a lot fewer gates than the circuit for pc+imm
     Generally we don't concern ourselves with the sharing of combinational circuits

September 30, 2019

http://csg.csail.mit.edu/6.375

#### Single-cycle processor Clock Speed



 Clock speed depends upon the longest combinational path between two state elements

•  $t_{Clock} > t_M + t_{DEC} + t_{RF} + t_{ALU} + t_M + t_{WB}$  slo...w

- We can breakdown the execution in multiple phases and execute each phase in one cycle
  - $t_{Clock} > max \{t_M, t_{DEC} + t_{RF}, t_{ALU}, t_M, t_{WB}\}$
  - Clock will be faster but each instruction will take multiple cycles!
     ... but some times multicycle

implementations are unavoidable

# Request/Response methods



# Request/Response methods must be called from separate rules



```
endrule
```

Often we need to hold the state of a partially executed instruction in new state elements between cycles

# Processor with realistic memory multicycle

```
module mkProcMulticycle(Empty);
    Code to instantiate pc, rf, mem, and registers that hold the
    state of a partially executed instruction
    rule doFetch if (state == Fetch);
       Code to initiate instruction fetch; go to Execute
    rule doExecute if (state == Execute);
       let inst <- mem.resp;</pre>
       Code to 1. execute all instructions except memory
         instructions; go to Fetch
       Or 2. initiate memory access;
             go to Fetch (Store) OR go to LoadWait (Load)
    rule doLoadWait if (state == LoadWait);
       Code to wait for the load value, update rf, go to Fetch
endmodule
```

### Multicycle ALU's multicycle or floating point ALU operations



- Multicycle ALU's can be viewed as request/response modules
- Instructions can be further classified after decoding as simple 1 cycle, multicycle (e.g., multiply) or memory access

# Processor with realistic memory and multicycle ALUs

```
module mkProcMulticycle(Empty);
    Code to instantiate pc, rf, mem, and registers to hold the
    state of a partially executed instruction
    rule doFetch if (state == Fetch);
       Code to initiate instruction fetch; go to Execute
    rule doExecute if (state == Execute);
       let inst <- mem.resp;</pre>
       Code to 1. execute all instructions except
               memory and multicycle instructions; go to Fetch
       Or 2. initiate memory access
             go to Fetch (Store) OR go to LoadWait (Load)
       Or 3. initiate multicycle instruction; go to MCWait
    rule doLoadWait if (state == LoadWait);
       Code to wait for the load value, update rf, go to Fetch
    rule doMCWait if (state == MCWait);
       Code to wait for MC value, update rf, go to Fetch
endmodule
```

September 30, 2019

## Reducing cycle counts further

```
module mkProcMulticycle(Empty);
       Code to instantiate pc, rf, mem, and registers to hold the
       state of a partially executed instruction
       rule doFetch if (state == Fetch);
          Code to initiate instruction fetch; go to Execute
       rule doExecute if (state == Execute);
                                                   Any disadvantage?
          let inst <- mem.resp;</pre>
          Code to 1. execute all instructions except
                  memory and multicycle instructions; go to Fetch
                                                              initiate fetch
          Or 2. initiate memory access
                go to Fetch (Store) OR go to LoadWait (Load)
          Or 3. initiate multicycle instruction; go to MCWait
       rule doLoadWait if (state == LoadWait);
          Code to wait for the load value, update rf, go to Fetch
                                                             initiate fetch
       rule doMCWait if (state == MCWait);
          Code to wait for MC value, update rf, go to Fetch
                                                              initiate fetch
   endmodule.
September 30, 2019
                          http://csg.csail.mit.edu/6.375
                                                                      L10-33
```

## Cycle counts

- Different instructions take different number of cycles in our designs
  - Depending upon the type of opcode, an instruction has to go through 1 to 3 processor-rule firings
  - The number of cycles between processor-rule firings depends on how quickly the memory responds or a multicycle functional unit completes its work for the input data

Next we will study how memory systems are organized internally