Memory Systems: Design and Implementation

Arvind

Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology


Memory Technologies

	Capacity	Latency	Cost/GB	Drococcor
Register	~ 1 K bits	20 ps	\$\$\$\$	Processor Datapath
SRAM	~10 KB-10 MB	1-10 ns	~\$1000	Memory
DRAM	~10 GB	80 ns	~\$10	Hierarchy
Flash*	~100 GB	100 us	~\$1	I/O
Hard disk*	~1 TB	10 ms	~\$0.1	subsystem

* non-volatile (retains contents when powered off)

- Different technologies have vastly different tradeoffs
- Size is a fundamental limit, even setting cost aside:
 - Small + low latency or
 - Large + high-latency
- Can we get best of both worlds? (large, fast, cheap)

Implicit Memory Hierarchy




- Programming model: Single memory, single address space
- Machine transparently stores data in fast or slow memory, depending on usage patterns
- CPU effectively sees large, fast memory if values are found in cache most of the time.

Why Caches Work


- Two predictable properties of memory accesses:
 - Temporal locality: If a location has been accessed recently, it is likely to be accessed (reused) in the near future
 - Spatial locality: If a location has been accessed recently, it is likely that nearby locations will be accessed in the near future

Typical Memory Access Patterns



Caches

 Cache: A small, interim storage component that transparently retains (caches) data from recently accessed locations



- Processor sends accesses to cache. Two options:
 - Cache hit: Data for this address in cache, returned quickly
 - Cache miss: Data not in cache
 - Fetch data from memory, send it back to processor
 - Retain this data in the cache (replacing some other data)


Processor must deal with variable access-time of memory

Cache Metrics

- Hit Ratio: $HR = \frac{hits}{hits + misses} = 1 MR$
- Miss Ratio: $MR = \frac{misses}{hits + misses} = 1 HR$
- Average Memory Access Time (AMAT):
 AMAT = HitTime + MissRatio × MissPenalty

Cache design is all about reducing AMAT

How High of a Hit Ratio?




AMAT without a cache = 100 cycles Latency with cache: Hit = 4 cycles; Miss = 104 cycles What hit ratio do we need to break even?

 $100 = 4 + (1 - HR) \times 100 \implies HR = 4\%$

should be easy to achieve

AMAT for different hit ratios: $HR=50\% \Rightarrow AMAT = 4 + (1 - .50) \times 100 = 54$ $HR=90\% \Rightarrow AMAT = 4 + (1 - .90) \times 100 = 14$ Can we achieve $HR=99\% \Rightarrow AMAT = 4 + (1 - .99) \times 100 = 5$ such high HR? With high HR caches can dramatically improve AMAT

Basic Cache Algorithm (Reads)



How do we "search" the cache?

On reference to Mem[X], look for X among cache tags

HIT: X = Tag(i) for some cache line i

Return Data(i)

MISS: X not found in Tag of any cache line


- 1. Read Mem[X]
- 2. Return Mem[X]
- Select a line k to hold Mem[X]
- 4. Write Tag(k)=X, Data(k) = Mem[X]

Direct-Mapped Caches

- Each word in memory maps into a single cache line
- Access (for cache with 2^w lines):
 - Index into cache with W address bits (the index bits)
 - Read out valid bit, tag, and data
 - If valid bit == 1 and tag matches upper address bits, HIT

Example: Direct-Mapped Caches


64-line direct-mapped cache \rightarrow 64 indexes \rightarrow 6 index bits



Part of the address (index bits) is encoded in the location Tag + Index bits unambiguously identify the data's address


Exploiting spatial locality

- Store multiple words per data line
 - Reduces size of tag memory!
 - Potential disadvantage: Fewer lines in the cache (more conflicts)
- Example: 4-word line, 16-word direct-mapped cache



Line Size Tradeoffs

- Larger line sizes...
 - Take advantage of spatial locality
 - Incur larger miss penalty since it takes longer to transfer the line from memory
 - Can increase the average hit time and miss ratio
- AMAT = HitTime + MissPenalty*MissRatio



Write Policy

- 1. Write-through: CPU writes are cached, but also written to main memory immediately; Memory always holds current contents
- 2. Write-back: CPU writes are cached, but not written to main memory until we replace the line. Memory contents can be "stale"
 - Upon replacement, a modified cache line must first be written back to memory before loading the new cache line
 - To avoid unnecessary writebacks, a Dirty bit is added to each cache line to indicate if the value has been modified since it was loaded from memory
- **3.** No cache write on a Write-miss: On a cache miss, write is sent directly to the memory without a cache write

Write-back is the most commonly used policy, because it saves cache-memory bandwidth

Direct-Mapped Cache Problem: Conflict Misses


	Word Address	Cache Line index	Hit/ Miss	7
Loop A: Code at 1024, data at 37	1024 37 1025 38 1026 39 1024 37 	0 37 1 38 2 39 0 37	HIT HIT HIT HIT HIT HIT HIT	 Assume: 1024-line DM cache line size = 1 word Consider looping code, in steady state Assume WORD, not BYTE, addressing
Loop B: Code at 1024, data at 2048	1024 2048 1025 2049 1026 2050 1024 2048	0 0 1 2 2 0 0	MISS MISS MISS MISS MISS MISS MISS	Inflexible mapping (each address can only be in one cache location) → Conflict misses!

N-way Set-Associative Cache

 Use multiple direct-mapped caches in parallel to reduce conflict misses

tag

- Nomenclature:
 - # Rows = # Sets
 - # Columns = # Ways
 - Set size = #ways
 = "set associativity"
 (e.g. 4-way → 4 lines/set)
- Each address maps to only one set, but can be in any way within the set
- Tags from all ways are checked in parallel




- Fully-associative cache: Number of ways = Number of lines
 - Any address can be in any line \rightarrow No conflict misses, but expensive

Associativity Implies Choices

Issue: Replacement Policy

Direct-mapped



- Compare addr with only one tag
- Location A can be stored in exactly one cache line

address


N-way set-associative

Compare addr with N tags simultaneously

 Location A can be stored in exactly one set, but in any of the N cache lines belonging to that set

Fully associative

address



- Compare addr with each tag simultaneously
- Location A can be stored in any cache line

Replacement Policies

- Least Recently Used (LRU): Replace the line that was accessed furthest in the past
 - Works well in practice
 - Need to keep ordered list of N items \rightarrow N! orderings \rightarrow O(log₂N!) = O(N log₂N) "LRU bits" + complex logic
 - Caches often implement cheaper approximations of LRU
- Other policies:
 - First-In, First-Out (least recently replaced)
 - Random: Choose a candidate at random
 - Not very good, but does not have adversarial access patterns

Cache Design

- Cache designs have many parameters:
 - Cache size in bytes
 - Line size, i.e., the number of words in a line
 - Number of ways, the degree of associativity
 - Replacement policy

Decreasing order of importance

- A typical method of evaluating performance is by calculating the number of cache hits for a given set of cache parameters and a give set of memory reference sequences
 - Memory reference sequences are generated by simulating program execution
 - Number of hits, though fixed for a given memory reference pattern and cache design parameters, is extremely tedious to calculate (so it is done using a cache simulator)

Blocking vs. Non-Blocking cache

- Blocking cache
 - At most one outstanding miss
 - Cache must wait for memory to respond
 - Cache does not accept processor requests in the meantime
- Non-blocking cache
 - Continuous processing of cache hits
 - Blocking processing in case N outstanding misses

We will discuss the implementation of blocking caches

Now we will implement a cache

- One-way, Direct-mapped
- Write-back
- Write-miss allocate
- non-blocking cache but only one outstanding cache miss

Cache is updated on Store miss


Back-end memory (DRAM)

is updated only when a line

is evicted from the cache

Cache processes one request at a time

Cached Memory Systems



The memory has a small SRAM cache which is backed by much bigger DRAM memory

Processor accesses are for words while DRAM accesses are for lines

mkDRAM and mkSRAM primitives are given:

DRAM dram <- mkDRAM; SRAM#(LogNumEntities, dataT) sram <- mkSRAM;</pre>

To avoid type clutter we assume that DRAM has 64Byte (16 word) lines and uses line addresses

Memory, SRAM and DRAM interfaces

Interfaces assume fixed sizes for memory, DRAM, line,

interface Memory; method Action req(MemReq req); method ActionValue#(Word) resp; endinterface


interface DRAM; method Action req(LReq req); method ActionValue#(Line) resp; endinterface no response for Stores

and addresses

interface SRAM#(numeric type indexSz, type dataT);
 method Action rdReq(Bit#(indexSz) index);
 method Action wrReq(Bit#(indexSz) index, dataT wrData);
method ActionValue#(dataT) resp;
endinterface Size of SRAM = 2^{indexSz} data elements
typedef enum {Ld, St} MemOp deriving(Bits, Eq);
typedef struct {MemOp op; Word addr; Word data;} MemReq...;

```
typedef struct {MemOp op; LAddr laddr; Line line;} LReq...;
```


Cache Interface



Notice, the cache size does not appear in any of its interface methods, i.e., users do not have to know the cache size


```
module mkMemory(Memory);
    DRAM dram <- mkDRAM;
    Cache#(LogNLines) cache <- mkNonBlockingCache;
...</pre>
```

Cache Organization




- cache-array unit encapsulates data, tag and status arrays, which are all made from SRAM
- Need queues to communicate with the back-end memory
- hitQ holds the responses until the processor picks them up
- state and current req registers hold the request and its status while the request is being processed

Cache-Array Unit Functionality



- Suppose a request gets a hit in the cache-array unit
 - Load hit returns a word
 - Store hits returns nothing (void)
- In case of a miss, the line slot must have been occupied; all the data in the missed slot is returned so that it can be written to the back-end memory if necessary
- When the correct data becomes available from the back end memory, the cache-array line is updated

Cache-Array Unit Interface




interface CAU#(numeric type logNLines);
 method Action req(MemReq r);
 method ActionValue#(CAUResp) resp();
 method Action update(CacheIndex index, TaggedLine newline);
endinterface

Cache with non-blocking hits

module mkNonBlockingCache(Cache#(LogNLines));
 CAU#(LogNLines) cau <- mkCAU();</pre>

```
FIFO#(Word) hitQ <- mkBypassFIFO;
FIFO#(MemReq) currReqQ <- mkPipelineFIFO;
Reg#(ReqStatus) state <- mkReg(WaitCAUResp); State Elements
FIFO#(LReq) lineReqQ <- mkFIFO;
FIFO#(Line) lineRespQ <- mkFIFO;</pre>
```

```
Rule to process CAU Response
Rule to send a LineReq to DRAM
Rule to process a LineResp from DRAM
WaitCAUResp ->
  (if miss SendReq -> WaitDramResp) -> WaitCAUResp
```



October 11, 2019

non-blocking hits methods

```
method Action req(MemReq r);
    cau.req(r);
    currReqQ.enq(r);
endmethod
```

```
method ActionValue#(Word) resp;
hitQ.deq(); return hitQ.first;
endmethod
```

```
method ActionValue#(LReq) lineReq();
    lineReqQ.deq(); return lineReqQ.first();
endmethod
```

```
method Action lineResp (Line r);
lineRespQ.enq(r);
endmethod
```


hitQ

state

current rea

lineResp

cache-array unit



module mkCAU(CAU#(LogNLines)); Instantiate SRAMs for dataArray, tagArray, statusArray; Reg#(CAUStatus) status <- mkReg(Ready);</pre> Reg#(MemReq) currReq <- mkRegU; //shadow of outer currReq</pre> method Action req(MemReq r); initiate reads to tagArray, dataArray, and statusArray; store request r in currReq endmethod method ActionValue#(CAUResp) resp; Wait for responses for earlier requests Get currTag, idx, wOffset from currReq.addr and do tag match In case of a Ld hit, return the word; St hit, update the word; In case of a miss, return the data, tag and status; endmethod method Action update(CacheIndex index, TaggedLine newline); update the SRAM arrays at index endmethod endmodule

non-blocking hits cache rules rule waitCAUResponse

```
rule waitCAUResponse (state == WaitCAUResp);
  let x <- cau.resp; let currReq = currReqQ.first;</pre>
  case (x.hitMiss)
      LdHit : begin Word v = x.ldValue;
               hitQ.enq(v); currReqQ.deq; end
      StHit : currReqQ.deq;
      Miss : begin let oldTaggedLine = x.taggedLine;
        extract cstatus, evictLaddr, line from oldTaggedLine
        if (cstatus == Dirty) begin // writeback required
           lineReqQ.enq(LReq{op:St, laddr:evictLaddr, line:line});
           state<= SendReq;</pre>
         end else begin // no writeback required
           extract newLaddr from currReq
           lineReqQ.enq(LReq{op:Ld, laddr:newLaddr, line: ldv});
           state <= WaitDramResp;</pre>
         end
                                                             lineRegQ
                                       req
                                                                    lineReq
      end
                                               cache-array unit (CAU)
  endcase
                                                                    lineResp
                                       resp
endrule
                                                state
                                                     current req
```

Blocking cache rules rule waitDramResponse

```
rule waitDramResponse(state == WaitDramResp);
  let line = lineRespQ.first(); lineRespQ.deq();
  let currReq = currReq.first;
  currReq.deq;
  get idx, tag, wOffset from currReq.addr;
  if (currReq.op == Ld) begin
     hitQ.enq(line[wOffset]);
     cau.update(idx,
       TaggedLine {line: line, status: Clean, tag: tag});
  end else begin // St
     line[wOffset] = currReq.data;
     cau.update(idx,
        TaggedLine {line: line, status: Dirty, tag: tag});
  end
                                                            lineRegQ
                                     req
                                                                  lineReq
  state <= WaitCAUResp;</pre>
                                             cache-array unit (CAU)
                                                                  lineResp
endrule
                                     resp
                                         ←hitQ
                                               state
                                                    current rea
                                                           lineRespC
```

October 11, 2019

http://csg.csail.mit.edu/6.375

Hit and miss performance

- Hit
 - Directly related to the latency of L1
 - 1-cycle latency with appropriate hitQ design
- Miss
 - No evacuation: DRAM load latency + 2 X SRAM latency
 - Evacuation: DRAM store latency + DRAM load latency + 2 X SRAM latency

Adding a few extra cycles in the miss case does not have a big impact on performance