

# Modern Virtual Memory Systems

*Mengjia Yan*

Computer Science and Artificial Intelligence Laboratory  
M.I.T.

# Reminder: How Virtual Memory Systems Evolved in the Past


---

- Want to write position-independent code

# Reminder: How Virtual Memory Systems Evolved in the Past

---


- Want to write position-independent code
  - Base and Bound Translation



# Reminder: How Virtual Memory Systems Evolved in the Past


---

- Want to write position-independent code
  - Base and Bound Translation
- The fragmentation issue




# Reminder: How Virtual Memory Systems Evolved in the Past

- Want to write position-independent code
  - Base and Bound Translation
- The fragmentation issue
  - Paged memory system




# Reminder: How Virtual Memory Systems Evolved in the Past

- Want to write position-independent code
  - Base and Bound Translation
- The fragmentation issue
  - Paged memory system
- Program data cannot fit in the primary memory



# Reminder: How Virtual Memory Systems Evolved in the Past


- Want to write position-independent code
  - Base and Bound Translation
- The fragmentation issue
  - Paged memory system
- Program data cannot fit in the primary memory
  - Manual overlay => demand paging



# Modern Virtual Memory Systems


*Illusion of a large, private, uniform store*

- Protection & Privacy
  - several users, each with their private address space and one or more shared address spaces
  - page table  $\equiv$  *memory view*  $\equiv$  name space
- Demand Paging
  - Provides the ability to run programs larger than the primary memory
  - Hides differences in machine configurations
- *The price is address translation on each memory reference*






# Private Address Space per User



# Private Address Space per User



# Where Should Page Tables Reside?

---

- Space required by the page tables (PT) is proportional to the virtual address space, number of users, ...
  - ⇒ Space requirement is large
  - ⇒ Too expensive to keep in registers

# Where Should Page Tables Reside?

---

- Space required by the page tables (PT) is proportional to the virtual address space, number of users, ...
  - ⇒ Space requirement is large
  - ⇒ Too expensive to keep in registers
- Idea: Keep PT of the current user in special registers

# Where Should Page Tables Reside?

---

- Space required by the page tables (PT) is proportional to the virtual address space, number of users, ...
  - ⇒ Space requirement is large
  - ⇒ Too expensive to keep in registers
- Idea: Keep PT of the current user in special registers
  - may not be feasible for large page tables
  - Increases the cost of context swap

# Where Should Page Tables Reside?

---

- Space required by the page tables (PT) is proportional to the virtual address space, number of users, ...
  - ⇒ Space requirement is large
  - ⇒ Too expensive to keep in registers
- Idea: Keep PT of the current user in special registers
  - may not be feasible for large page tables
  - Increases the cost of context swap
- Idea: Keep PTs in the main memory


# Where Should Page Tables Reside?

---

- Space required by the page tables (PT) is proportional to the virtual address space, number of users, ...
  - ⇒ Space requirement is large
  - ⇒ Too expensive to keep in registers
- Idea: Keep PT of the current user in special registers
  - may not be feasible for large page tables
  - Increases the cost of context swap
- Idea: Keep PTs in the main memory
  - needs one reference to retrieve the page base address and another to access the data word
    - ⇒ *doubles the number of memory references!*


# Page Tables in Physical Memory

---







# Page Tables in Physical Memory



# Page Tables in Physical Memory




# Page Tables in Physical Memory



Idea: cache the address translation of frequently used pages  
- TLBs (translation lookaside buffer)

# Linear Page Table

- Page Table Entry (PTE) contains:
  - A bit to indicate if a page exists
  - PPN (physical page number) for a memory-resident page
  - DPN (disk page number) for a page on the disk
  - Status bits for protection and usage
- OS sets the Page Table Base Register whenever active user process changes



# Size of Linear Page Table

---

With 32-bit addresses, 4 KB pages & 4-byte PTEs:

# Size of Linear Page Table

---

- With 32-bit addresses, 4 KB pages & 4-byte PTEs:
- ⇒  $2^{20}$  PTEs, i.e, 4 MB page table per user
  - ⇒ 4 GB of swap space needed to back up the full virtual address space

# Size of Linear Page Table

---

With 32-bit addresses, 4 KB pages & 4-byte PTEs:

⇒  $2^{20}$  PTEs, i.e, 4 MB page table per user

⇒ 4 GB of swap space needed to back up the full virtual address space

Larger pages?

# Size of Linear Page Table

---

With 32-bit addresses, 4 KB pages & 4-byte PTEs:

⇒  $2^{20}$  PTEs, i.e, 4 MB page table per user

⇒ 4 GB of swap space needed to back up the full virtual address space

## Larger pages?

- Internal fragmentation (Not all memory in a page is used)
- Larger page fault penalty (more time to read from disk)



# Size of Linear Page Table

---

With 32-bit addresses, 4 KB pages & 4-byte PTEs:

⇒  $2^{20}$  PTEs, i.e, 4 MB page table per user

⇒ 4 GB of swap space needed to back up the full virtual address space

Larger pages?

- Internal fragmentation (Not all memory in a page is used)
- Larger page fault penalty (more time to read from disk)

What about 64-bit virtual address space???

# Size of Linear Page Table

---

With 32-bit addresses, 4 KB pages & 4-byte PTEs:

⇒  $2^{20}$  PTEs, i.e, 4 MB page table per user

⇒ 4 GB of swap space needed to back up the full virtual address space

## Larger pages?

- Internal fragmentation (Not all memory in a page is used)
- Larger page fault penalty (more time to read from disk)

## What about 64-bit virtual address space???

- Even 1MB pages would require  $2^{44}$  8-byte PTEs (35 TB!)

# Size of Linear Page Table

---

With 32-bit addresses, 4 KB pages & 4-byte PTEs:

⇒  $2^{20}$  PTEs, i.e, 4 MB page table per user

⇒ 4 GB of swap space needed to back up the full virtual address space

## Larger pages?


- Internal fragmentation (Not all memory in a page is used)
- Larger page fault penalty (more time to read from disk)

## What about 64-bit virtual address space???


- Even 1MB pages would require  $2^{44}$  8-byte PTEs (35 TB!)

*What is the "saving grace"?*


# Hierarchical Page Table



# Variable-Sized Page Support



# Address Translation & Protection



- Every instruction and data access needs address translation and protection checks

*A good Virtual Memory design needs to be fast (~ one cycle) and space-efficient*

# Translation Lookaside Buffers

---

Address translation is very expensive!  
In a hierarchical page table, each reference becomes several memory accesses

# Translation Lookaside Buffers

---

Address translation is very expensive!

In a hierarchical page table, each reference becomes several memory accesses

Solution: *Cache translations in TLB*

TLB hit           ⇒ *Single-cycle Translation*

TLB miss          ⇒ *Page Table Walk to refill*



# Translation Lookaside Buffers


Address translation is very expensive!

In a hierarchical page table, each reference becomes several memory accesses

Solution: *Cache translations in TLB*

TLB hit  $\Rightarrow$  *Single-cycle Translation*

TLB miss  $\Rightarrow$  *Page Table Walk to refill*



# TLB Designs

---

- Keep process information in TLB?

# TLB Designs

---

- Keep process information in TLB?
  - No process id → Must flush on context switch
  - Tag each entry with process id → No flush, but costlier

# TLB Designs

---

- Keep process information in TLB?
  - No process id → Must flush on context switch
  - Tag each entry with process id → No flush, but costlier
- Size and Associativity

# TLB Designs

---

- Keep process information in TLB?
  - No process id → Must flush on context switch
  - Tag each entry with process id → No flush, but costlier
- Size and Associativity
  - Typically 32-128 entries, usually highly associative

# TLB Designs

---

- Keep process information in TLB?
  - No process id → Must flush on context switch
  - Tag each entry with process id → No flush, but costlier
- Size and Associativity
  - Typically 32-128 entries, usually highly associative
- TLB Reach: Size of largest virtual address space that can be simultaneously mapped by TLB
  - Example: 64 TLB entries, 4KB pages, one page per entry
  - TLB Reach = \_\_\_\_\_?

# TLB Designs

---

- Keep process information in TLB?
  - No process id → Must flush on context switch
  - Tag each entry with process id → No flush, but costlier
- Size and Associativity
  - Typically 32-128 entries, usually highly associative
- TLB Reach: Size of largest virtual address space that can be simultaneously mapped by TLB
  - Example: 64 TLB entries, 4KB pages, one page per entry
  - TLB Reach =  $64 \text{ entries} * 4 \text{ KB} = 256 \text{ KB (if contiguous)}$  ?

# TLB Designs

---

- Keep process information in TLB?
  - No process id → Must flush on context switch
  - Tag each entry with process id → No flush, but costlier
- Size and Associativity
  - Typically 32-128 entries, usually highly associative
- TLB Reach: Size of largest virtual address space that can be simultaneously mapped by TLB
  - Example: 64 TLB entries, 4KB pages, one page per entry
  - TLB Reach =  $64 \text{ entries} * 4 \text{ KB} = 256 \text{ KB (if contiguous)}$  ?
- Ways to increase TLB reach



# TLB Designs

---

- Keep process information in TLB?
  - No process id → Must flush on context switch
  - Tag each entry with process id → No flush, but costlier
- Size and Associativity
  - Typically 32-128 entries, usually highly associative
- TLB Reach: Size of largest virtual address space that can be simultaneously mapped by TLB
  - Example: 64 TLB entries, 4KB pages, one page per entry
  - TLB Reach =  $64 \text{ entries} * 4 \text{ KB} = 256 \text{ KB (if contiguous)}$  ?
- Ways to increase TLB reach
  - Multi-level TLBs (e.g., Intel Skylake: 64-entry L1 data TLB, 128-entry L1 instruction TLB, 1.5K-entry L2 TLB)
  - Multiple page sizes, e.g., x86-64: 4KB, 2MB, 1GB

# Variable-Size Page TLB

---

*virtual address – small page*



*large page*




How to organize TLBs? Which bits to index TLB?


# Variable-Size Page TLB

*virtual address – small page*

*large page*




# Variable-Size Page TLB



Step 1: Assume 4KB page size, calculate index and probe


Step 2: If miss, assume 2MB page, re-calculate index and probe

# Variable-Size Page TLB




Alternatively, have a separate TLB for each page size

# Variable-Size Page TLB



Alternatively, have a separate TLB for each page size  
(pros/cons compared to unified TLB?)

# Variable-Size Page TLB



Example: Intel Skylake

	<b>4KB</b>	<b>2MB</b>	<b>1GB</b>
<b>L1-D TLB</b>	64	32	4
<b>L1-I TLB</b>	128	8	/
<b>L2 STLB</b>	1536		16

Alternatively, have a separate TLB for each page size  
(pros/cons compared to unified TLB?)

# Handling a TLB Miss

---

## Software (MIPS, Alpha)

TLB miss causes an exception and the operating system walks the page tables and reloads TLB. *A privileged "untranslated" addressing mode used for walk*

## Hardware (SPARC v8, x86, PowerPC)

A memory management unit (MMU) walks the page tables and reloads the TLB

If a missing (data or PT) page is encountered during the TLB reloading, MMU gives up and signals a Page-Fault exception for the original instruction



# Handling a TLB Miss

---

## Software (MIPS, Alpha)

TLB miss causes an exception and the operating system walks the page tables and reloads TLB. *A privileged "untranslated" addressing mode used for walk*


## Hardware (SPARC v8, x86, PowerPC)

A memory management unit (MMU) walks the page tables and reloads the TLB

If a missing (data or PT) page is encountered during the TLB reloading, MMU gives up and signals a Page-Fault exception for the original instruction


What is the trade-off?

# Hierarchical Page Table Walk: SPARC v8




MMU does this table walk in hardware on a TLB miss

# Address Translation: *putting it all together*



# Address Translation: *putting it all together*



Re-execute the instruction that causes the page fault/TLB miss


# Topics

---

- Speeding up the common case:
  - TLB & Cache organization
- Interrupts
- Modern Usage


# Address Translation in CPU

---




# Address Translation in CPU

---



# Address Translation in CPU

---




- Need mechanisms to cope with the additional latency of TLB:



# Address Translation in CPU


---



- Need mechanisms to cope with the additional latency of TLB:
  - slow down the clock
  - pipeline the TLB and cache access
  - virtual-address caches
  - parallel TLB/cache access


# Virtual-Address Caches

---




# Virtual-Address Caches

---




*Alternative: place the cache before the TLB*




# Virtual-Address Caches

---




*Alternative: place the cache before the TLB*




*Pros and cons?*

# Virtual-Address Caches

---




*Alternative: place the cache before the TLB*




*Pros and cons?*

- one-step process in case of a hit (+)

# Virtual-Address Caches




*Alternative: place the cache before the TLB*




*Pros and cons?*

- one-step process in case of a hit (+)
- cache needs to be flushed on a context switch unless address space identifiers (ASIDs) included in tags (-)

# Virtual-Address Caches



*Alternative: place the cache before the TLB*




*Pros and cons?*

- one-step process in case of a hit (+)
- cache needs to be flushed on a context switch unless address space identifiers (ASIDs) included in tags (-)
- *aliasing problems* due to the sharing of pages (-)

# Aliasing in Virtual-Address Caches


---



Two virtual pages share  
one physical page



# Aliasing in Virtual-Address Caches




Two virtual pages share one physical page

Tag	Data
$VA_1$	1st Copy of Data at PA
$VA_2$	2nd Copy of Data at PA

Virtual cache can have two copies of same physical data. Writes to one copy not visible to reads of other!

# Aliasing in Virtual-Address Caches




Two virtual pages share one physical page

Tag	Data
$VA_1$	1st Copy of Data at PA
$VA_2$	2nd Copy of Data at PA

Virtual cache can have two copies of same physical data. Writes to one copy not visible to reads of other!

General Solution: *Disallow aliases to coexist in cache*

# Aliasing in Virtual-Address Caches



Two virtual pages share one physical page

Tag	Data
VA <sub>1</sub>	1st Copy of Data at PA
VA <sub>2</sub>	2nd Copy of Data at PA


Virtual cache can have two copies of same physical data. Writes to one copy not visible to reads of other!

General Solution: *Disallow aliases to coexist in cache*

Software (i.e., OS) solution for direct-mapped cache

VAs of shared pages must agree in cache index bits; this ensures all VAs accessing same PA will conflict in direct-mapped cache (early SPARCs)

# Concurrent Access to TLB & Cache




Index L is available without consulting the TLB

⇒ *cache and TLB accesses can begin simultaneously*

Tag comparison is made after both accesses are completed

# Concurrent Access to TLB & Cache




Index L is available without consulting the TLB

⇒ *cache and TLB accesses can begin simultaneously*

Tag comparison is made after both accesses are completed

# Concurrent Access to TLB & Cache




Index L is available without consulting the TLB

⇒ *cache and TLB accesses can begin simultaneously*

Tag comparison is made after both accesses are completed

*When does this work?  $L + b < k$  \_\_\_  $L + b = k$  \_\_\_  $L + b > k$  \_\_\_*

# Concurrent Access to TLB & Cache




Index L is available without consulting the TLB

⇒ *cache and TLB accesses can begin simultaneously*

Tag comparison is made after both accesses are completed

When does this work?  $L + b < k$  ✓  $L + b = k$  \_\_\_  $L + b > k$  \_\_\_

# Concurrent Access to TLB & Cache



Index L is available without consulting the TLB


⇒ *cache and TLB accesses can begin simultaneously*

Tag comparison is made after both accesses are completed

*When does this work?*  $L + b < k$  ✓  $L + b = k$  ✓  $L + b > k$  \_\_\_



# Concurrent Access to TLB & Cache



Index L is available without consulting the TLB


⇒ *cache and TLB accesses can begin simultaneously*

Tag comparison is made after both accesses are completed

*When does this work?*  $L + b < k$  ✓  $L + b = k$  ✓  $L + b > k$  ✗


# Concurrent Access to TLB & Large L1

The problem with  $L1 > \text{Page size}$




# Concurrent Access to TLB & Large L1

The problem with  $L1 > \text{Page size}$



# Concurrent Access to TLB & Large L1


The problem with  $L1 > \text{Page size}$



*Can  $VA_1$  and  $VA_2$  both map to PA?*


# Concurrent Access to TLB & Large L1

The problem with  $L1 > \text{Page size}$




Can VA<sub>1</sub> and VA<sub>2</sub> both map to PA? **Yes**

# Virtual-Index Physical-Tag Caches: Associative Organization




# Virtual-Index Physical-Tag Caches: Associative Organization



After the PPN is known,  $2^a$  physical tags are compared

*Is this scheme realistic for larger caches?*

# Virtual-Index Physical-Tag Caches: Associative Organization




*Is this scheme realistic for larger caches?*

No. Each cache way should not exceed page size, and we cannot scale associativity too much for performance reasons.



# A solution via Second-Level Cache


---



Usually a common L2 cache backs up both Instruction and Data L1 caches


L2 is “inclusive” of both Instruction and Data caches

# Anti-Aliasing Using L2: MIPS R10000




- Suppose VA<sub>1</sub> and VA<sub>2</sub> both map to PA and VA<sub>1</sub> is already in L1, L2 (VA<sub>1</sub> ≠ VA<sub>2</sub>)
- After VA<sub>2</sub> is resolved to PA, collision is detected in L2.

# Anti-Aliasing Using L2: MIPS R10000




- Suppose VA1 and VA2 both map to PA and VA1 is already in L1, L2 (VA1 ≠ VA2)
- After VA2 is resolved to PA, collision is detected in L2. → Tag `a` in L2 is different

# Anti-Aliasing Using L2: MIPS R10000




- Suppose VA1 and VA2 both map to PA and VA1 is already in L1, L2 (VA1 ≠ VA2)
- After VA2 is resolved to PA, collision is detected in L2. → Tag `a` in L2 is different
- VA1 will be purged from L1, and VA2 will be loaded ⇒ *no aliasing!*

# Anti-Aliasing Using L2: MIPS R10000




- Suppose VA1 and VA2 both map to PA and VA1 is already in L1, L2 (VA1 ≠ VA2)
- After VA2 is resolved to PA, collision is detected in L2. → Tag `a` in L2 is different
- VA1 will be purged from L1, and VA2 will be loaded ⇒ *no aliasing!*

# Anti-Aliasing Using L2: MIPS R10000



- Suppose VA<sub>1</sub> and VA<sub>2</sub> both map to PA and VA<sub>1</sub> is already in L1, L2 (VA<sub>1</sub> ≠ VA<sub>2</sub>)
- After VA<sub>2</sub> is resolved to PA, collision is detected in L2. → Tag `a` in L2 is different
- VA<sub>1</sub> will be purged from L1, and VA<sub>2</sub> will be loaded ⇒ *no aliasing!*

# Anti-Aliasing Using L2: MIPS R10000



- Suppose  $VA_1$  and  $VA_2$  both map to PA and  $VA_1$  is already in L1, L2 ( $VA_1 \neq VA_2$ )
- After  $VA_2$  is resolved to PA, collision is detected in L2.  $\rightarrow$  Tag 'a' in L2 is different
- $VA_1$  will be purged from L1, and  $VA_2$  will be loaded  $\Rightarrow$  no aliasing!

# Topics


---

- Speeding up the common case:
  - TLB & Cache organization
- Interrupts
- Modern Usage




# Address Translation in CPU

---




# Address Translation in CPU

---



# Address Translation in CPU


---



- Handling a TLB miss needs a *hardware* or *software* mechanism to refill TLB

# Address Translation in CPU

---




- Handling a TLB miss needs a *hardware* or *software* mechanism to refill TLB
- Software handlers need a *restartable exception* on page fault or protection violation

# Interrupts:

altering the normal flow of control

---



An *external or internal event* that needs to be processed by another (system) program. The event is usually unexpected or rare from program's point of view.

# Causes of Interrupts

---

Interrupt: an *event* that requests the attention of the processor

- **Asynchronous: an *external event***
  - input/output device service-request
  - timer expiration
  - power disruptions, hardware failure
- **Synchronous: an *internal event (a.k.a. exception)***
  - undefined opcode, privileged instruction
  - arithmetic overflow, FPU exception
  - misaligned memory access
  - *virtual memory exceptions*: page faults, TLB misses, protection violations
  - *traps*: system calls, e.g., jumps into kernel

# Asynchronous Interrupts

## *Invoking the interrupt handler*

---

- An I/O device requests attention by asserting one of the *prioritized interrupt request lines*
- Privilege control registers
  - status, epc, evec, cause, ...
- When the processor decides to process interrupt
  - It stops the current program at instruction  $I_i$ , completing all the instructions up to  $I_{i-1}$  (*precise interrupt*)
  - It saves the PC of instruction  $I_i$  in a special register (epc)
  - It saves the cause of interrupt to a special register (cause)
  - It disables interrupts and transfers control to a designated interrupt handler running in kernel mode (set pc to evec, set status to supervisor mode)

# Synchronous Interrupts

---

- A synchronous interrupt (exception) is caused by a *particular instruction*
- In general, the instruction cannot be completed and needs to be *restarted* after the exception has been handled
  - With pipelining, requires undoing the effect of one or more partially executed instructions



# Synchronous Interrupts

---

- A synchronous interrupt (exception) is caused by a *particular instruction*
- In general, the instruction cannot be completed and needs to be *restarted* after the exception has been handled
  - With pipelining, requires undoing the effect of one or more partially executed instructions
- In case of a trap (system call), the instruction is considered to have been completed
  - A special jump instruction involving a change to privileged kernel mode

# Page Fault Handler

---

- When the referenced page is not in DRAM:
  - The missing page is located (or created)
  - It is brought in from disk, and page table is updated
    - Another job may be run on the CPU while the first job waits for the requested page to be read from disk*
  - If no free pages are left, a page is swapped out
    - Pseudo-LRU replacement policy*
- Since it takes a long time to transfer a page (msecs), page faults are handled completely in software by the OS
  - Untranslated addressing mode is essential to allow kernel to access page tables

# Topics

---

- Speeding up the common case:
  - TLB & Cache organization
- Interrupts
- Modern Usage

# Virtual Memory Use Today - 1

---

- Desktop/server/cellphone processors have full demand-paged virtual memory
  - Portability between machines with different memory sizes
  - Protection between multiple users or multiple tasks
  - Share small physical memory among active tasks
  - Simplifies implementation of some OS features
- Vector supercomputers and GPUs have translation and protection but not demand paging (Older Crays: base&bound, Japanese & Cray X1: pages)
  - Don't waste expensive processor time thrashing to disk (make jobs fit in memory)
  - Mostly run in batch mode (run set of jobs that fits in memory)
  - Difficult to implement restartable vector instructions

# Virtual Memory Use Today - 2

---

- Most embedded processors and DSPs provide physical addressing only
  - Can't afford area/speed/power budget for virtual memory support
  - Often there is no secondary storage to swap to!
  - Programs custom-written for particular memory configuration in product
  - Difficult to implement restartable instructions for exposed architectures

*Next lecture:*  
Pipelining!

# Interrupt Handler

---

- Saves EPC before enabling interrupts to allow nested interrupts  $\Rightarrow$ 
  - need an instruction to move EPC into GPRs
  - need a way to mask further interrupts at least until EPC can be saved
- Needs to read a *status register* that indicates the cause of the interrupt
- Uses a special indirect jump instruction *eret* (*exception-return*) that
  - enables interrupts
  - restores the processor to the user mode
  - restores hardware status and control state