Instruction Pipelining: Hazard Resolution, Timing Constraints

Daniel Sanchez
Computer Science and Artificial Intelligence Laboratory
M.I.T.
Resolving Data Hazards

Strategy 1: *Wait for the result to be available by freezing earlier pipeline stages → stall*

Strategy 2: *Route data as soon as possible after it is calculated to the earlier pipeline stage → bypass*

Strategy 3: *Speculate on the dependence*

Two cases:
- *Guessed correctly → no special action required*
- *Guessed incorrectly → kill and restart*
Strategy 1:

*Wait for the result to be available by freezing earlier pipeline stages → stall (interlocks)*
Resolving Data Hazards by Stalling

Stall Condition

... r1 ← r0 + 10
r4 ← r1 + 17
...

How do we know when to stall?
Compare the source registers of the instruction in the decode stage with the destination register of the uncommitted instructions.
Should we always stall if the rs field matches some rd?

not every instruction writes a register ⇒ we
not every instruction reads a register ⇒ re
Source & Destination Registers

<table>
<thead>
<tr>
<th></th>
<th>op</th>
<th>rs</th>
<th>rt</th>
<th>rd</th>
<th>func</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>R-type:</strong></td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>------</td>
</tr>
<tr>
<td>ALU</td>
<td>rd → (rs) func (rt)</td>
<td>rs, rt</td>
<td>rd</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ALUi</td>
<td>rt → (rs) op imm</td>
<td>rs</td>
<td>rt</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LW</td>
<td>rt ← M [(rs) + imm]</td>
<td>rs</td>
<td>rt</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SW</td>
<td>M [(rs) + imm] ← (rt)</td>
<td>rs, rt</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BZ</td>
<td>cond (rs)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>true:</td>
<td>PC ← (PC) + imm</td>
<td>rs</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>false:</td>
<td>PC ← (PC) + 4</td>
<td>rs</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>I-type:</strong></td>
<td>op</td>
<td>rs</td>
<td>rt</td>
<td></td>
<td>immediate16</td>
</tr>
<tr>
<td><strong>J-type:</strong></td>
<td>op</td>
<td></td>
<td></td>
<td></td>
<td>immediate26</td>
</tr>
</tbody>
</table>

source(s) destination

- J: PC ← (PC) + imm
- JAL: r31 ← (PC), PC ← (PC) + imm
- JR: PC ← (rs)
- JALR: r31 ← (PC), PC ← (rs)
## Deriving the Stall Signal

### C\text{dest}

- **ws** = Case opcode
  - ALU \Rightarrow rd
  - ALUi, LW \Rightarrow rt
  - JAL, JALR \Rightarrow R31

- **we** = Case opcode
  - ALU, ALUi, LW \Rightarrow (ws \neq 0)
  - JAL, JALR \Rightarrow on
  - ... \Rightarrow off

### C\text{re}

- **re1** = Case opcode
  - ALU, ALUi,
  - LW, SW, BZ,
  - JR, JALR \Rightarrow on
  - J, JAL \Rightarrow off

- **re2** = Case opcode
  - ALU, SW \Rightarrow on
  - ... \Rightarrow off

### C\text{stall}

- **stall** = \((rs_D == ws_E) \cdot we_E + (rs_D == ws_M) \cdot we_M + (rs_D == ws_W) \cdot we_W \cdot re1_D + ((rt_D == ws_E) \cdot we_E + (rt_D == ws_M) \cdot we_M + (rt_D == ws_W) \cdot we_W) \cdot re2_D\)

*This is not the full story!*

---

February 27, 2019

MIT 6.823 Spring 2019

L07-8
Hazards due to Loads & Stores

Stall Condition

What if (r1)+7 = (r3)+5 ?

Is there any possible data hazard in this instruction sequence?

M[(r1)+7] ← (r2)
r4 ← M[(r3)+5]
Load & Store Hazards

... 
M[(r1)+7] ← (r2)  
r4 ← M[(r3)+5]  
...

(r1)+7 = (r3)+5 ⇒ data hazard

However, the hazard is avoided because our memory system completes writes in one cycle!

Load/Store hazards are sometimes resolved in the pipeline and sometimes in the memory system itself.

More on this later in the course.
Strategy 2:

Route data as soon as possible after it is calculated to the earlier pipeline stage → bypass
## Bypassing

Each *stall or kill* introduces a bubble \( \Rightarrow \text{CPI} > 1 \)

When is data actually available? **At Execute**

A new datapath, i.e., a *bypass*, can get the data from the output of the ALU to its input.
Adding a Bypass

When does this bypass help?

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Bypassed?</th>
</tr>
</thead>
<tbody>
<tr>
<td>(I₁) r₁ ← r₀ + 10</td>
<td>yes</td>
</tr>
<tr>
<td>(I₂) r₄ ← r₁ + 17</td>
<td>no</td>
</tr>
<tr>
<td>r₁ ← M[r₀ + 10]</td>
<td>no</td>
</tr>
<tr>
<td>r₄ ← r₁ + 17</td>
<td>no</td>
</tr>
<tr>
<td>JAL 500</td>
<td>no</td>
</tr>
<tr>
<td>r₄ ← r₃₁ + 17</td>
<td>no</td>
</tr>
</tbody>
</table>
The Bypass Signal

Deriving it from the Stall Signal

\[
\text{stall} = ((\text{rs}_D = \text{ws}_E) \cdot \text{we}_E + (\text{rs}_D = \text{ws}_M) \cdot \text{we}_M + (\text{rs}_D = \text{ws}_W) \cdot \text{we}_W) \cdot \text{re}_1_D \\
+ ((\text{rt}_D = \text{ws}_E) \cdot \text{we}_E + (\text{rt}_D = \text{ws}_M) \cdot \text{we}_M + (\text{rt}_D = \text{ws}_W) \cdot \text{we}_W) \cdot \text{re}_2_D
\]

\[
\text{ws} = \text{Case opcode} \\
\quad \text{ALU} \Rightarrow \text{rd} \\
\quad \text{ALUi, LW} \Rightarrow \text{rt} \\
\quad \text{JAL, JALR} \Rightarrow \text{R31}
\]

\[
\text{we} = \text{Case opcode} \\
\quad \text{ALU, ALUi, LW} \Rightarrow (\text{ws} \neq 0) \\
\quad \text{JAL, JALR} \Rightarrow \text{on} \\
\quad \text{...} \Rightarrow \text{off}
\]

\[
\text{ASrc} = (\text{rs}_D = \text{ws}_E) \cdot \text{we}_E \cdot \text{re}_1_D
\]

Is this correct?

No, because only ALU and ALUi instructions can benefit from this bypass

How might we address this?

Split \text{we}_E into two components: \text{we}-bypass, \text{we}-stall
Bypass and Stall Signals

Split $we_E$ into two components: we-bypass, we-stall

\[
\text{we-bypass}_E = \text{Case opcode}_E \\
\text{ALU, ALUi} \Rightarrow (ws \neq 0) \\
\ldots \Rightarrow \text{off}
\]

\[
\text{we-stall}_E = \text{Case opcode}_E \\
\text{LW} \Rightarrow (ws \neq 0) \\
\text{JAL, JALR} \Rightarrow \text{on} \\
\ldots \Rightarrow \text{off}
\]

\[
\text{ASrc} = (rs_D == ws_E) \cdot \text{we-bypass}_E \cdot \text{re}_1_D
\]

\[
\text{stall} = ((rs_D == ws_E) \cdot \text{we-stall}_E + \\
(rs_D == ws_M) \cdot \text{we}_M + (rs_D == ws_W) \cdot \text{we}_W) \cdot \text{re}_1_D \\
+((rt_D == ws_E) \cdot \text{we}_E + (rt_D == ws_M) \cdot \text{we}_M + (rt_D == ws_W) \cdot \text{we}_W) \cdot \text{re}_2_D
\]
Is there still a need for the stall signal?

\[
stall = (rs_D == ws_E) \cdot (\text{opcode}_E == \text{LW}_E) \cdot (ws_E \neq 0) \cdot \text{re1}_D + (rt_D == ws_E) \cdot (\text{opcode}_E == \text{LW}_E) \cdot (ws_E \neq 0) \cdot \text{re2}_D
\]
Resolving Data Hazards (3)

Strategy 3:

Speculate on the dependence. Two cases:

* Guessed correctly $\rightarrow$ no special action required
* Guessed incorrectly $\rightarrow$ kill and restart
Instruction to Instruction Dependence

• What do we need to calculate next PC?
  – For Jumps
    • Opcode, offset, and PC
  – For Jump Register
    • Opcode and register value
  – For Conditional Branches
    • Opcode, offset, PC, and register (for condition)
  – For all others
    • Opcode and PC

• In what stage do we know these?
  – PC → Fetch
  – Opcode, offset → Decode (or Fetch?)
  – Register value → Decode
  – Branch condition (((rs)==0) → Execute (or Decode?)
NextPC Calculation Bubbles

What’s a good guess for next PC? PC+4
Speculate NextPC is PC+4

What happens on mis-speculation, i.e., when next instruction is not PC+4?

How?
Pipelining Jumps

To kill a fetched instruction -- Insert a nop in IR

Any interaction between stall and jump?

IRSrc_D = Case opcode_D

J, JAL ⇒ nop

... ⇒ IM

I_1 096 ADD
I_2 100 J 200
I_3 104 ADD
I_4 304 ADD

kill
Jump Pipeline Diagrams

\( \text{time} \)
\[
\begin{array}{cccccccc}
\text{t0} & \text{t1} & \text{t2} & \text{t3} & \text{t4} & \text{t5} & \text{t6} & \text{t7} \\
\text{IF}_1 & \text{ID}_1 & \text{EX}_1 & \text{MA}_1 & \text{WB}_1 & \text{IF}_2 & \text{ID}_2 & \text{EX}_2 & \text{MA}_2 & \text{WB}_2 \\
(\text{I}_1) & 096: \text{ADD} & \text{IF}_3 & \text{nop} & \text{nop} & \text{nop} & \text{nop} \\
(\text{I}_2) & 100: \text{J} \ 200 & \text{IF}_4 & \text{ID}_4 & \text{EX}_4 & \text{MA}_4 & \text{WB}_4 \\
(\text{I}_3) & 104: \text{ADD} & & & & & & & \\
(\text{I}_4) & 304: \text{ADD} & & & & & & & \\
\end{array}
\]

\[ \text{nop} \Rightarrow \text{pipeline bubble} \]
Pipelining Conditional Branches

Branch condition is not known until the execute stage

what action should be taken in the decode stage?

<table>
<thead>
<tr>
<th>Inst</th>
<th>PC</th>
<th>Addr</th>
<th>Inst</th>
<th>Memory</th>
<th>IR Src</th>
<th>ALU Src</th>
<th>ALU Op</th>
<th>ALU Rd</th>
<th>ALU Rs</th>
<th>ALU</th>
<th>Y</th>
<th>M</th>
</tr>
</thead>
<tbody>
<tr>
<td>I₁</td>
<td>096</td>
<td>ADD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I₂</td>
<td>100</td>
<td>BEQZ</td>
<td>r1</td>
<td>200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I₃</td>
<td>104</td>
<td>ADD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I₄</td>
<td>304</td>
<td>ADD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Pipelining Conditional Branches

If the branch is taken
- kill the two following instructions
  - the instruction at the decode stage is not valid

⇒ stall signal is not valid
Pipelining Conditional Branches

If the branch is taken
- kill the two following instructions
- the instruction at the decode stage is not valid

⇒ stall signal is not valid
New Stall Signal

\[
\text{stall} = \left( (rs_D == ws_E) \cdot we_E + (rs_D == ws_M) \cdot we_M + (rs_D == ws_W) \cdot we_W \cdot re1_D \\
+ (rt_D == ws_E) \cdot we_E + (rt_D == ws_M) \cdot we_M + (rt_D == ws_W) \cdot we_W \cdot re2_D \\
\right) \cdot !((\text{opcode}_E == BEQZ) \cdot z + (\text{opcode}_E == BNEZ) \cdot !z)
\]

Don’t stall if the branch is taken. Why?

Instruction at the decode stage is invalid
Control Equations for PC and IR Muxes

\[ \text{IRSrc}_D = \text{Case opcode}_E \]
\[ \text{BEQZ} \cdot z, \text{BNEZ} \cdot !z \quad \Rightarrow \text{nop} \]
\[ \ldots \quad \Rightarrow \]
\[ \text{Case opcode}_D \]
\[ J, \text{JAL}, \text{JR}, \text{JALR} \quad \Rightarrow \text{nop} \]
\[ \ldots \quad \Rightarrow \text{IM} \]

\[ \text{IRSrc}_E = \text{Case opcode}_E \]
\[ \text{BEQZ} \cdot z, \text{BNEZ} \cdot !z \quad \Rightarrow \text{nop} \]
\[ \ldots \quad \Rightarrow \text{stall} \cdot \text{nop} + !\text{stall} \cdot \text{IR}_D \]

\[ \text{PCSrc} = \text{Case opcode}_E \]
\[ \text{BEQZ} \cdot z, \text{BNEZ} \cdot !z \quad \Rightarrow \text{br} \]
\[ \ldots \quad \Rightarrow \]
\[ \text{Case opcode}_D \]
\[ J, \text{JAL} \quad \Rightarrow \text{jabs} \quad \text{nop} \quad \Rightarrow \text{Kill} \]
\[ \text{JR}, \text{JALR} \quad \Rightarrow \text{rind} \quad \text{br}/\text{jabs}/\text{rind} \quad \Rightarrow \text{Restart} \]
\[ \ldots \quad \Rightarrow \text{pc}+4 \quad \text{pc}+4 \quad \Rightarrow \text{Speculate} \]
Branch Pipeline Diagrams
(resolved in execute stage)

```
<table>
<thead>
<tr>
<th>time</th>
<th>t0</th>
<th>t1</th>
<th>t2</th>
<th>t3</th>
<th>t4</th>
<th>t5</th>
<th>t6</th>
<th>t7</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IF1</td>
<td>ID1</td>
<td>EX1</td>
<td>MA1</td>
<td>WB1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(I_1)</td>
<td>096: ADD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(I_2)</td>
<td>100: BEQZ 200</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(I_3)</td>
<td>104: ADD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(I_4)</td>
<td>108:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(I_5)</td>
<td>304: ADD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Resource Usage**

```
<table>
<thead>
<tr>
<th>time</th>
<th>t0</th>
<th>t1</th>
<th>t2</th>
<th>t3</th>
<th>t4</th>
<th>t5</th>
<th>t6</th>
<th>t7</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IF</td>
<td>ID</td>
<td>EX</td>
<td>MA</td>
<td>WB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>I_1</td>
<td>I_2</td>
<td>I_3</td>
<td>I_4</td>
<td>I_5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nop</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nop</td>
<td>I_5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nop</td>
<td>nop</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nop</td>
<td>I_5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nop</td>
<td>nop</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*nop* ⇒ *pipeline bubble*

February 27, 2019

MIT 6.823 Spring 2019

L07-28
Reducing Branch Penalty
(resolve in decode stage)

- One pipeline bubble can be removed if an extra comparator is used in the Decode stage.
Branch Delay Slots (expose control hazard to software)

• Change the ISA semantics so that the instruction that follows a jump or branch is always executed.
  - gives compiler the flexibility to put in a useful instruction where normally a pipeline bubble would have resulted.

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>I₁</td>
<td>096</td>
<td>ADD</td>
<td></td>
</tr>
<tr>
<td>I₂</td>
<td>100</td>
<td>BEQZ r1 200</td>
<td></td>
</tr>
<tr>
<td>I₃</td>
<td>104</td>
<td>ADD</td>
<td></td>
</tr>
<tr>
<td>I₄</td>
<td>304</td>
<td>ADD</td>
<td></td>
</tr>
</tbody>
</table>

Delay slot instruction executed regardless of branch outcome

• Other techniques include branch prediction, which can dramatically reduce the branch penalty... to come later
Why an instruction may not be dispatched every cycle (CPI>1)

- Full bypassing may be too expensive to implement
  - Typically all frequently used paths are provided
  - Some infrequently used bypass paths may increase cycle time and counteract the benefit of reducing CPI

- Loads have two cycle latency
  - Instruction after load cannot use load result
  - MIPS-I ISA defined load delay slots, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard). Removed in MIPS-II.

- Conditional branches may cause bubbles
  - Kill following instruction(s) if no delay slots

Machines with software-visible delay slots may execute significant number of NOP instructions inserted by the compiler.
Thank you!

Next lecture: Superscalar & Scoreboarded Pipelines