Quiz 4 Review

6.823 Spring 2017

Mark Jeffrey

Adapted from: Suvinay Subramanian, 2016
Topics Snapshot

» Microcoding

» VLIW
  - Loop unrolling, software pipelining, predicated execution, speculative execution, trace scheduling

» Vector Computers
  - Vector lanes, vector length register, masking, chaining

» GPUs
  - Warps, branch divergence (masking)

» Transactional Memory
  - Eager, lazy versioning
  - Optimistic, pessimistic conflict detection
Microcoding

» Abstraction layer between hardware and architecture of computer
  - i.e. separates ISA from actual hardware implementation details.

» Layer of hardware-level instructions that implement higher-level (i.e. ISA) instructions
Microcode Implementation
## Microcode Fragments

<table>
<thead>
<tr>
<th>State</th>
<th>Control points</th>
<th>next-state</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \text{fetch}_0 )</td>
<td>( \text{MA} \leftarrow \text{PC} )</td>
<td>next</td>
</tr>
<tr>
<td>( \text{fetch}_1 )</td>
<td>( \text{IR} \leftarrow \text{Memory} )</td>
<td>spin</td>
</tr>
<tr>
<td>( \text{fetch}_2 )</td>
<td>( \text{A} \leftarrow \text{PC} )</td>
<td>next</td>
</tr>
<tr>
<td>( \text{fetch}_3 )</td>
<td>( \text{PC} \leftarrow \text{A} + 4 )</td>
<td>dispatch</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( \text{ALU}_0 )</td>
<td>( \text{A} \leftarrow \text{Reg}[rs] )</td>
<td>next</td>
</tr>
<tr>
<td>( \text{ALU}_1 )</td>
<td>( \text{B} \leftarrow \text{Reg}[rt] )</td>
<td>next</td>
</tr>
<tr>
<td>( \text{ALU}_2 )</td>
<td>( \text{Reg}[rd] \leftarrow \text{func}(A, B) )</td>
<td>fetch</td>
</tr>
<tr>
<td>( \text{ALU}_0 )</td>
<td>( \text{A} \leftarrow \text{Reg}[rs] )</td>
<td>next</td>
</tr>
<tr>
<td>( \text{ALU}_1 )</td>
<td>( \text{B} \leftarrow \text{sExt}_{16}(\text{Imm}) )</td>
<td>next</td>
</tr>
<tr>
<td>( \text{ALU}_2 )</td>
<td>( \text{Reg}[rd] \leftarrow \text{Op}(A, B) )</td>
<td>fetch</td>
</tr>
</tbody>
</table>
Topics Snapshot

» Microcoding

» VLIW
  - Loop unrolling, software pipelining, predicated execution, speculative execution, trace scheduling

» Vector Computers
  - Vector lanes, vector length register, masking, chaining

» GPUs
  - Warps, branch divergence (masking)

» Transactional Memory
  - Eager, lazy versioning
  - Optimistic, pessimistic conflict detection
VLIW

» Premise: Static instruction scheduling + super-scalar execution to extract ILP.

» Tradeoff: Complex hardware vs Complex compiler “Conservation of complexity”
  - VLIW machines: Compilers figure out independent instructions and schedules them suitably
VLIW Hardware

- Multiple operations packed into one instruction
- Each operation slot is for a fixed function
- Constant operation latencies are specified
VLIW Software

» Key Questions:
  - How do we find independent instructions to fetch/execute?
  - How to enable more compiler optimizations?

» Key Ideas:
  - Get rid of control flow
    • Predicated execution, loop unrolling
  - Optimize frequently executed code-paths
    • Trace scheduling
  - Others: Software pipelining, speculative execution
Loop Unrolling

- Unroll loop to perform M iterations at once
  - Get more independent instructions
  - Need to be careful about case where M is not a multiple of number of loop iterations

```c
for (i=0; i<N; i++)
```

```c
for (i=0; i<N; i+=4)
{
}
```
You should be familiar with filling in such a table
Software Pipelining

```
loop:  ld f1, 0(r1)
       ld f2, 8(r1)
       ld f3, 16(r1)
       ld f4, 24(r1)
       add r1, 32
       fadd f5, f0, f1
       fadd f6, f0, f2
       fadd f7, f0, f3
       fadd f8, f0, f4
       sd f5, 0(r2)
       sd f6, 8(r2)
       sd f7, 16(r2)
       add r2, 32
       sd f8, -8(r2)
       bne r1, r3, loop
```

<table>
<thead>
<tr>
<th></th>
<th>Int1</th>
<th>Int 2</th>
<th>M1</th>
<th>M2</th>
<th>FP+</th>
<th>FPx</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>loop</td>
<td>ld f1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ld f2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ld f3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ld f4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>add r1</td>
<td>ld f4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ld f5</td>
<td>fadd f5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ld f6</td>
<td>fadd f6</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>ld f7</td>
<td>fadd f7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>add r2</td>
<td>ld f3</td>
<td>sd f7</td>
<td>fadd f7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>add r1</td>
<td>bne</td>
<td>ld f4</td>
<td>sd f8</td>
<td>fadd f8</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>add r2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>bne</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Execute different iterations in parallel
Predicated, Speculative Execution

» Limited ILP within a basic-block; branches limit available ILP

» Predication: Eliminate hard-to-predict branches by converting control dependence to data dependence
  - Each instruction (within the branch basic block) has a predicate bit set
  - Only instructions with true predicates are executed and committed.

» Speculation: Move instructions above branches to explore more ILP options
Trace Scheduling

» Idea: For non-loop situations:
  - Find common path in program trace
  - Re-align basic blocks to form straight-line trace
    • Trace: Fused basic-block sequence
  - Schedule trace
  - Create fixup code in case trace != actual path
Trace Scheduling

A

#0: ldf f2,Y(r1)
#1: bfnez f2,instr#4

B

NT: 10%

#2: ldf f2,W(r1)
#3: jump instr#5

C

T: 90%

#4: stf f0,Y(r1)

D

#5: ldf f4,X(r1)
#6: mulf f6,f4,f2
#7: stf f6,Z(r1)
Trace Scheduling

#0: ldf f2,Y(r1)
#1: bfeqz f2,#2
#4: stf f0,Y(r1)
#5: ldf f4,X(r1)
#6: mulf f6,f4,f2
#7: stf f6,Z(r1)

A, C, D superblobck (trace)

Recovery / repair code

#2 : ldf f2,W(r1)
#5': ldf f4,X(r1)
#6': mulf f6,f4,f2
#7': stf f6,Z(r1)

Push branch below?
Topics Snapshot

» Microcoding

» VLIW
  - Loop unrolling, software pipelining, predicated execution, speculative execution, trace scheduling

» Vector Computers
  - Vector lanes, vector length register, masking, chaining

» GPUs
  - Warps, branch divergence (masking)

» Transactional Memory
  - Eager, lazy versioning
  - Optimistic, pessimistic conflict detection
Vector Computers

» Single-instruction multiple data (SIMD)
  - Single instruction to operate on an entire vector (instead of scalars)

» Vector length register (VLR)
  Vector masking (conditional execution)
  Vector chaining
  Vector lanes

If we ask for code, we will provide syntax, meaning for vector instructions
GPUs

» Single-instruction multiple thread (SIMT)
  - Multiple instruction streams of scalar instructions

» Warps: A set of threads grouped together, and executing the same instruction (modulo divergence)

» Branch divergence: Handled through masking
Topics Snapshot

» Microcoding

» VLIW
  - Loop unrolling, software pipelining, predicated execution, speculative execution, trace scheduling

» Vector Computers
  - Vector lanes, vector length register, masking, chaining

» GPUs
  - Warps, branch divergence (masking)

» Transactional Memory
  - Eager, lazy versioning
  - Optimistic, pessimistic conflict detection
Transactional Memory

» Idea: No locks, only shared data
   Idea: Optimistic (speculative) concurrency
      - Execute critical section speculatively
      - Abort on conflicts

» Key properties:
   - Atomicity (all or nothing)
   - Isolation (no other code can observe updates before commit)
   - Serializability (txns seem to commit in some serial order)
Transactional Memory Taxonomy

» Data Versioning
  - Eager
  - Lazy

» Conflict Detection
  - Pessimistic
  - Optimistic
Data Management Policy

1. Eager versioning (undo-log based)
   - Update memory location directly
   - Maintain undo info in a log
   - Fast commits
   - Slow aborts

2. Lazy versioning (write-buffer based)
   - Buffer data until commit in a write buffer
   - Update actual memory locations at commit
   - Fast aborts
   - Slow commits
Conflict Detection Policy

1. Pessimistic detection
   Check for conflicts during loads or stores

2. Optimistic detection
   Detect conflicts when a transaction attempts to commit

How to ensure isolation between transactions
Topics Snapshot

» Microcoding

» VLIW
  - Loop unrolling, software pipelining, predicated execution, speculative execution, trace scheduling

» Vector Computers
  - Vector lanes, vector length register, masking, chaining

» GPUs
  - Warps, branch divergence (masking)

» Transactional Memory
  - Eager, lazy versioning
  - Optimistic, pessimistic conflict detection
Thank You!
All the best 😊