

Quiz 2 Handout

Figure 1 shows the pipeline of an out-of-order machine which uses a **split issue queue and commit queue**. Flip flops and queues represent stage boundaries.

The processor consists of the following stages:

1. Fetch: The instruction at PC is fetched from the instruction cache.
 - In parallel, the PC is also fed into a branch target buffer (BTB). On a hit in the BTB, the next PC to be fetched is updated to the target PC indicated in the BTB.
2. Decode: The fetched instruction is decoded.
 - If the decoded instruction was a conditional branch, its direction is predicted by a branch predictor. The branch predictor is described in the next page.
Note: Direct jumps (J/JAL) are always taken, so no prediction is needed.
 - For direct jumps and branches (BEQ/BNE/J/JAL), the target is calculated and updates the next PC to be fetched unless the branch predictor predicts not-taken.
3. Rename & Allocate: The rename table is used to locate any source operands. In parallel, several structures are checked for space that will be needed by the instruction:
 - For any instruction, an entry in the issue queue and in the commit queue (ROB).
 - For an instruction that writes a register, a physical register (managed by free list).
 - For a store instruction, an entry in the store buffer.
 - For a load instruction, an entry in the load buffer.
4. Dispatch: If all the needed space is available, then the space is allocated, the instruction is inserted into the issue queue and commit queue, and the rename table is updated with the new destination register, if any.
5. Issue & Register Read: On each cycle, the oldest ready instruction is **removed from the issue queue**, source operands are read from the register file if needed, so that the instruction may be issued to the appropriate functional unit or load/store unit.
6. Execute: Functional units or the memory system may take one or more cycles to execute the instruction.
7. Register Write: The output of the instruction, if any, is written to the register file, and the issue queue is notified.
8. Commit: On each cycle, if the oldest instruction in the commit queue has finished execution, it is committed.

This design uses a unified register file for committed and speculative data. The ROB stores only references to physical registers, and does not store data.




Figure 1: Simplified out-of-order pipeline schematic. Several important structures are not shown, such as commit, bypassing, and some sources of next-PC values

gshare Branch Predictor:

The Branch Predictor used in this processor is called *gshare*, which uses **exclusive OR (XOR)** to combine the global history and the PC. The *gshare* branch predictor takes the lower three bits from the global history and the lower three bits from the PC (excluding the last 2 bits which are always 00 for aligned instructions), and calculates an index into an array of eight two-bit counters by exclusive OR-ing them (Figure 2).




Figure 2: gshare branch predictor

In the global history, 1 represents **Taken** and 0 represents **Not-Taken**. The 2-bit counters in this design follow the state-diagram shown in Figure 3. In state **1X**, we will guess **Taken**; in state **0X**, we will guess **Not-Taken**.




Figure 3: State Diagram of 2-bit counters

- **Store Buffer:** The address and data from an executed SW instruction are temporarily kept here, and then moved to the cache after the instruction commits or cleared if the instruction is aborted.
- **Load Buffer:** The address from an executed LW instruction is temporarily kept here, and cleared after the instruction commits or is aborted.

For SW instructions, assume the first operand (PR1) provides the base register for the store address, and the second operand (PR2) provides the data source for the store.

We provide a list of actions below. Study them carefully and relate them to the concepts covered in the lectures. You will be required to associate events in the processor to one of these actions, and, if required, one of the choices for the blank.

Label List:

- Satisfy a dependence on _____ by stalling
- Satisfy a dependence on _____ by bypassing a speculative value
- Satisfy a dependence on _____ by bypassing a committed value
- Satisfy a dependence on _____ by speculation using a static prediction
- Satisfy a dependence on _____ by speculation using a dynamic prediction
- Write a speculative value using lazy data management
- Write a speculative value using greedy data management
- Speculatively update a prediction on _____ using lazy value management
- Speculatively update a prediction on _____ using greedy value management
- Non-speculatively update a prediction on _____
- Check the correctness of a speculation on _____ and find a correct speculation
- Check the correctness of a speculation on _____ and find an incorrect speculation
- Abort speculative action and cleanup lazily managed values
- Abort speculative action and cleanup greedily managed values
- Commit correctly speculated instruction, where there was no value management
- Commit correctly speculated instruction, and mark lazily updated values as non-speculative
- Commit correctly speculated instruction, and free log associated with greedily updated values
- Illegal or broken action

Blank choices:

- Register value
- PC value
- Branch direction
- Memory address
- Memory value
- Latency of operation
- Functional unit