Problem M15.1: Exploiting Parallelism (Spring 2014 Quiz 3, Part B)

Consider the following C code sequence:

```c
const int size = 64 * 1024;
int a[SIZE], b[SIZE], c[SIZE];
for (int i = 0; i < SIZE; i++) {
    if (a[i] > b[i]) {
        c[i] = a[i] + b[i];
    }
}
```

This is a repetitive computation with a simple dependency graph. If we look at the MIPS assembly code, we see that a large percentage of the instructions are doing bookkeeping. We’d like to reduce this overhead.

```mips
// R1 points to a, R2 points to b, R3 points to c
// R6 is i
ADD R6, R0, SIZE
Loop:   LD R4, 0(R1)
        LD R5, 0(R2)
        SUB R8, R4, R5
        BGEZ R8, Skip
        ADD R4, R5, R4
        ST R4, 0(R3)
Skip:   ADD R1, R1, 4
        ADD R2, R2, 4
        ADD R3, R3, 4
        SUB R6, R6, 1
        BNEZ R6, Loop
```

Problem M15.1.A

Circle the MIPS instructions in the assembly above that perform “useful work” rather than bookkeeping.
Problem M15.1.B

If the loads in the preceding code take four cycles, then this code sequence will stall and performance will suffer. Explain how an in-order, fine-grain multithreaded processor with two threads could mitigate this effect?

How would the program need to change for multithreading? (You do not need to write the code.)
Problem M15.1.C

An alternative approach is to hide the load latency within a single thread by using loop unrolling. Loads take four cycles and adds take one cycle. Write a loop unrolled VLIW version of the preceding code using the same VLIW instruction format as in Part A:

<table>
<thead>
<tr>
<th>Memory operation</th>
<th>ALU operation</th>
<th>ALU operation / Branch</th>
</tr>
</thead>
</table>

Unroll the fewest number of loop iterations necessary to cover the load’s latency. Whatever degree of unrolling you choose, assume it divides the array size. Also assume that predication is allowed:

(p1) instruction executes the instruction if predicate register p1 is set.

cmp.gt p1, r1, r2 sets predicate register p1 if r1 is greater than r2.

Finally, R1 points to a, R2 points to b, R3 points to c, and R6 is i.

NOTE: The back of this page has additional space.
Write a vector version using vector instructions and the vector mask register. Assume that the vector machine can do up to 64 operations per instruction, and note that $\text{SIZE}$ is a multiple of 64.

VLR register stores the vector length.
LV v1, r1, Imm loads vector register v1 with memory starting at address r1 and stride Imm.
SV v1, r1, Imm behaves similarly for stores.
ADDV v1, v2, v3 adds v2 and v3 and puts the result in v1.
SGTVV v1, v2 sets the vector mask register for each vector element in v1 greater than the corresponding element in v2 (mask set means the operation is enabled).
CVM resets the vector mask register (turns on all elements).
// R1 points to a, R2 points to b, R3 points to c
// R6 is i
ADD R6, R0, SIZE
LI VLR, 64

Loop:

Skip: ADD R1, R1, 64*4
ADD R2, R2, 64*4
ADD R3, R3, 64*4
SUB R6, R6, 64
BNEZ R6, Loop
Problem M15.1.E

Is this program easy to map to GPUs? What inefficiencies may arise? Explain your answer in one or two sentences.
Problem M15.2: VLIW, Vector Machines, and GPUs (Spring 2015 Quiz 4, Part C)

Consider the following C code fragment:

```c
for(int i = 0; i < 301; i++)
{
    if(A[i] != B[i])
        C[i] = A[i] + 1;
    else
        C[i] = A[i] - 1;
}
```

A, B and C are arrays of 301 integers each. (Note: sizeof(int) = 4 bytes). Assume that A, B and C are stored in non-overlapping regions of memory.

The MIPS assembly for this code is shown below.

```
# R1 points to A[0]
# R2 points to B[0]
# R3 points to C[0]
# R4 contains a value of 301

loop:   LW      R5, 0(R1)
        LW      R6, 0(R2)
        BEQ     R5, R6, else
        ADDI    R5, R5, #1
        J       next
else:   ADDI    R5, R5, #-1
next:   SW      R5, 0(R3)
        ADDI    R1, R1, #4
        ADDI    R2, R2, #4
        ADDI    R3, R3, #4
        ADDI    R4, R4, #-1
        BNEZ    R4, loop
```

In the rest of the problem, assume that load instructions that hit in the cache take 4 cycles (i.e., if load instruction I1 starts execution at cycle N, then instructions that depend on the result of I1 can only start execution at or after cycle N+4) while all other instructions take 1 cycle. Assume the data cache has two read ports, two write ports, and is pipelined (i.e., it can accept a new request every cycle). Also assume perfect branch prediction and 100% hit rate in the instruction and data caches.
Problem M15.2.A

Consider a VLIW processor. Each instruction can contain up to two integer ALU operations (including branches) and two memory operations. In addition, in this machine, any operation can be predicated with any general-purpose register. For example:

[R3] SW R1, 0(R2) executes the store instruction only if R3 is not zero; similarly, [!R3] SW R1, 0(R2) executes the store only if R3 is zero.

Fill in the following table by unrolling enough loop iterations to eliminate the stall cycles in the main loop. Do not use software pipelining.

<table>
<thead>
<tr>
<th>Label</th>
<th>Mem</th>
<th>Mem</th>
<th>ALU/Branch</th>
<th>ALU/Branch</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Problem M15.2.B

Now consider a vector machine. In addition to scalar registers, the machine has 32 vector registers, each 32-elements long. Vector instructions are described in the following table.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>MTC1 VLR, Ri</td>
<td>Set VLR (vector length register) to the value of register Ri.</td>
</tr>
<tr>
<td>CVM</td>
<td>Set all elements in vector-mask (VM) register to 1.</td>
</tr>
<tr>
<td>LV Vi, Rj</td>
<td>Load vector register Vi from memory starting at address Rj (under mask vector).</td>
</tr>
<tr>
<td>SV Vi, Rj</td>
<td>Store Vi to memory starting at address Rj (under mask vector).</td>
</tr>
<tr>
<td>ADDVV Vi, Vj, Vk</td>
<td>Add elements of Vj and Vk and then put each result in Vi (under mask vector).</td>
</tr>
<tr>
<td>ADDVS Vi, Vj, Rk</td>
<td>Add Rk to each element of Vj and then put each result in Vi (under mask vector).</td>
</tr>
<tr>
<td>SUBVV Vi, Vj, Vk</td>
<td>Subtract elements of Vk from Vj and then put each result in Vi (under mask vector).</td>
</tr>
<tr>
<td>SUBVS Vi, Vj, Rk</td>
<td>Subtract Rk from elements of Vj and then put each result in Vi (under mask vector).</td>
</tr>
<tr>
<td>S--VV Vi, Vj</td>
<td>Compare the elements (EQ, NE, GT, LT, GE, LE) in Vi and Vj. If the condition is true, put a 1 in the mask vector (VM), otherwise put 0.</td>
</tr>
</tbody>
</table>

Rewrite the code fragment for this vector machine by filling in the table on the next page. For your convenience, part of the assembly code is already written for you. You may not need all the rows.

# R1 points to A[0]  
# R2 points to B[0]  
# R3 points to C[0]  
# R4 contains a value of 301
Problem M15.2.C

Suppose this vector machine has four lanes. Each lane has one ALU for adds, one ALU for comparisons, and a load-store unit with one read port and one write port. Both ALUs take a single cycle, and memory takes 4 cycles. Assume we use vector chaining to reduce stalls due to data dependences. The machine can chain a load to an ALU instruction, or an add ALU instruction to a
compare ALU instruction. Also assume that the mask register is updated at the end of the cycle when an entire S—VV instruction is finished.

In this question, assume each vector register has at least N elements. If we run the same program but with N iterations (instead of 301) on this vector machine, what is the average number of cycles per element for this loop in steady state for a very large value of N?

**Problem M15.2.D**

Suppose we code this program to run on a GPU with N warps. Each warp has 32 threads sharing the same PC and thus executing the same instruction. Assume each operation takes 16 cycles to execute. At most one instruction can be issued per cycle. In this GPU, each lane has one ALU and one load-store unit.
(1) If the machine has 32 lanes, what is the minimum value of N to achieve the highest pipeline utilization?

(2) If the machine has 16 lanes, what is the minimum value of N to achieve the highest pipeline utilization?