Complex Pipelining

Joel Emer
Computer Science and Artificial Intelligence Laboratory
M.I.T.
Complex Pipelining: Motivation

Instruction pipelining becomes complex when we want high performance in the presence of

- Multi-cycle operations, for example:
  - Full or partially pipelined floating-point units, or
  - Long latency operations, e.g., divides

- Replicated function units, for example:
  - Multiple floating point or memory units

- Variable latency operations, for example:
  - Memory systems with variable access time
CDC 6600 Seymour Cray, 1963

- A fast pipelined machine with 60-bit words
  - 128 Kword main memory capacity, 32 banks
- Ten functional units (parallel, unpipelined)
  - Floating Point: adder, 2 multipliers, divider
  - Integer: adder, 2 incrementers, ...
- Hardwired control
- Dynamic scheduling of instructions using a scoreboard
- Ten Peripheral Processors for Input/Output
  - a fast multi threaded 12-bit integer ALU
- Very fast clock, 10 MHz (FP add in 4 clocks)
- >400,000 transistors, 750 sq. ft., 5 tons, 150 kW, new freon-based cooling technology
- Fastest machine in world for 5 years (until 7600)
  - Over 100 sold ($7-10M each)

http://www.csg.csail.mit.edu/6.823
CDC 6600: Datapath

Central Memory

Operand Regs 8 x 60-bit

10 Functional Units

Index Regs 8 x 18-bit

Inst. Stack 8 x 60-bit

Address Regs 8 x 18-bit

result

addr

oprnd

http://www.csg.csail.mit.edu/6.823
CDC 6600:
A Load/Store Architecture

• Separate instructions to manipulate three types of reg.
  8  60-bit data registers (X)
  8  18-bit address registers (A)
  8  18-bit index registers (B)

• All arithmetic and logic instructions are reg-to-reg

<table>
<thead>
<tr>
<th>opcode</th>
<th>i</th>
<th>j</th>
<th>k</th>
<th>Ri ← (Rj) op (Rk)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td></td>
</tr>
</tbody>
</table>

• Only Load and Store instructions refer to memory!

<table>
<thead>
<tr>
<th>opcode</th>
<th>i</th>
<th>j</th>
<th>disp</th>
<th>Ri ← M[(Rj) + disp]</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>3</td>
<td>3</td>
<td>18</td>
<td></td>
</tr>
</tbody>
</table>

Touching address registers 1 to 5 initiates a load
6 to 7 initiates a store

- very useful for vector operations
CDC6600: Vector Addition

B1 ← -n

loop: JZE B1, exit

A1 ← B1 + a1
A2 ← B1 + b1
X6 ← X1 + X2
A6 ← B1 + c1
B1 ← B1 + 1
jump loop

Ai = address register
Bi = index register
Xi = data register

more on vector processing later...

http://www.csg.csail.mit.edu/6.823
We will present complex pipelining issues more abstractly ...
Floating Point ISA

Interaction between the Floating point datapath and the Integer datapath is determined largely by the ISA

MIPS ISA

- separate register files for FP and Integer instructions; the only interaction is via a set of move instructions (some ISAs don’t even permit this)
- separate load/store for FPR’s and GPR’s but both use GPR’s for address calculation
- separate conditions for branches; FP branches are defined in terms of condition codes
Floating Point Unit

Much more hardware than an integer unit

Single-cycle floating point unit is a bad idea - why?

• it is common to have several floating point units

• it is common to have different types of FPUs $Fadd$, $Fmul$, $Fdiv$, ...

• an FPU may be pipelined, partially pipelined or not pipelined

To operate several FPUs concurrently the register file needs to have more read and write ports
Functional Unit Characteristics

- **fully pipelined**

  - operands are latched when an instruction enters a functional unit
  - inputs to a functional unit (e.g., register file) can change during a long latency operation

- **partially pipelined**

  - inputs to a functional unit (e.g., register file) can change during a long latency operation
Complex Pipeline Structure

IF -> ID -> Issue

ALU -> Mem

Fadd -> Mem

Fmul

Fdiv

WB

GPRs FPRs

http://www.csg.csail.mit.edu/6.823
Complex Pipeline Control Issues

• Structural conflicts at the execution stage if some FPU or memory unit is not pipelined and takes more than one cycle

• Structural conflicts at the write-back stage due to variable latencies of different function units

• Out-of-order write hazards due to variable latencies of different function units

• How to handle exceptions?
Complex In-Order Pipeline

- Delay writeback so all operations have same latency to W stage
  - Write ports never oversubscribed (one inst. in & one inst. out every cycle)

How to prevent increased writeback latency from slowing down single cycle integer operations?

Bypassing
Complex In-Order Pipeline

How should we handle data hazards for very long latency operations?

- Stall pipeline on long latency operations, e.g., divides, cache misses

Exceptions?

- Speculate that exceptions won’t occur and detect them and recover in program order at commit point

http://www.csg.csail.mit.edu/6.823
Superscalar In-Order Pipeline

- Fetch two instructions per cycle; issue both simultaneously if one is integer/memory and other is floating-point
  - Examples: Alpha 21064 (1992)  
    MIPS R5000 series (1996)

- Inexpensive way of increasing throughput
  - Can be extended to wider issue but register file ports and bypassing costs grow quickly
    - E.g., 4-issue UltraSPARC

http://www.csg.csail.mit.edu/6.823
Dependence Analysis:

Needed to Exploit Instruction-level Parallelism
Types of Data Hazards

Consider executing a sequence of
\[ r_k \leftarrow (r_i) \text{ op } (r_j) \]
type of instructions

**Data-dependence**

\[ r_3 \leftarrow (r_1) \text{ op } (r_2) \quad \text{Read-after-Write (RAW) hazard} \]

\[ r_5 \leftarrow (r_3) \text{ op } (r_4) \]

**Anti-dependence**

\[ r_3 \leftarrow (r_1) \text{ op } (r_2) \quad \text{Write-after-Read (WAR) hazard} \]

\[ r_1 \leftarrow (r_4) \text{ op } (r_5) \]

**Output-dependence**

\[ r_3 \leftarrow (r_6) \text{ op } (r_7) \quad \text{Write-after-Write (WAW) hazard} \]

\[ r_3 \leftarrow (r_1) \text{ op } (r_2) \]
Detecting Data Hazards

Range and Domain of instruction $i$

$R(i) =$ Registers (or other storage) modified by instruction $i$

$D(i) =$ Registers (or other storage) read by instruction $i$

Suppose instruction $j$ follows instruction $i$ in the program order. Executing instruction $j$ before the effect of instruction $i$ has taken place can cause a

- **RAW hazard** if $R(i) \cap D(j) \neq \emptyset$
- **WAR hazard** if $D(i) \cap R(j) \neq \emptyset$
- **WAW hazard** if $R(i) \cap R(j) \neq \emptyset$

http://www.csg.csail.mit.edu/6.823
Register vs. Memory Data Dependence

• Data hazards due to register operands can be determined at the decode stage

but

• Data hazards due to memory operands can be determined only after computing the effective address

store $\text{M}\[(r1) + \text{disp1}\] \leftarrow (r2)$

load $\text{r3} \leftarrow \text{M}\[(r4) + \text{disp2}\]$

Does $(r1 + \text{disp1}) = (r4 + \text{disp2})$?
Data Hazards: An Example

$I_1$ DIVD $f_6$, $f_6$, $f_4$

$I_2$ LD $f_2$, $45(r_3)$

$I_3$ MULTD $f_0$, $f_2$, $f_4$

$I_4$ DIVD $f_8$, $f_6$, $f_2$

$I_5$ SUBD $f_{10}$, $f_0$, $f_6$

$I_6$ ADDD $f_6$, $f_8$, $f_2$

RAW Hazards
WAR Hazards
WAW Hazards

http://www.csg.csail.mit.edu/6.823
Instruction Scheduling

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_1$</td>
<td>DIVD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_2$</td>
<td>LD</td>
<td>f2,</td>
<td>45(r3)</td>
<td></td>
</tr>
<tr>
<td>$I_3$</td>
<td>MULTD</td>
<td>f0,</td>
<td>f2,</td>
<td>f4</td>
</tr>
<tr>
<td>$I_4$</td>
<td>DIVD</td>
<td>f8,</td>
<td>f6,</td>
<td>f2</td>
</tr>
<tr>
<td>$I_5$</td>
<td>SUBD</td>
<td>f10,</td>
<td>f0,</td>
<td>f6</td>
</tr>
<tr>
<td>$I_6$</td>
<td>ADDD</td>
<td>f6,</td>
<td>f8,</td>
<td>f2</td>
</tr>
</tbody>
</table>

Valid orderings:

- **in-order** $I_1$, $I_2$, $I_3$, $I_4$, $I_5$, $I_6$
- **out-of-order** $I_2$, $I_1$, $I_3$, $I_4$, $I_5$, $I_6$

http://www.csg.csail.mit.edu/6.823
Out-of-order Completion

In-order Issue

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>f6,</th>
<th>f6,</th>
<th>f4</th>
<th>Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_1$</td>
<td>DIVD</td>
<td></td>
<td></td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>$I_2$</td>
<td>LD</td>
<td>f2,</td>
<td></td>
<td>45(r3)</td>
<td>1</td>
</tr>
<tr>
<td>$I_3$</td>
<td>MULTD</td>
<td>f0,</td>
<td>f2,</td>
<td>f4</td>
<td>3</td>
</tr>
<tr>
<td>$I_4$</td>
<td>DIVD</td>
<td>f8,</td>
<td>f6,</td>
<td>f2</td>
<td>4</td>
</tr>
<tr>
<td>$I_5$</td>
<td>SUBD</td>
<td>f10,</td>
<td>f0,</td>
<td>f6</td>
<td>1</td>
</tr>
<tr>
<td>$I_6$</td>
<td>ADDD</td>
<td>f6,</td>
<td>f8,</td>
<td>f2</td>
<td>1</td>
</tr>
</tbody>
</table>

in-order comp

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
</tr>
</tbody>
</table>

out-of-order comp

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
</tr>
</tbody>
</table>

What problems can out-of-order comp cause? Data hazards

http://www.csg.csail.mit.edu/6.823
Scoreboard: A Hardware Data Structure to Detect Hazards Dynamically
Complex Pipeline

Can we solve write hazards without equalizing all pipeline depths and without bypassing?

http://www.csg.csail.mit.edu/6.823
When is it Safe to Issue an Instruction?

• Approach: Stall issue until sure that issuing will cause no dependence problems...

• Suppose a data structure keeps track of all the instructions in all the functional units

• The following checks need to be made before the Issue stage can dispatch an instruction

  – Is the required function unit available?
  – Is the input data available? ⇒ RAW?
  – Is it safe to write the destination? ⇒ WAR? WAW?
  – Is there a structural conflict at the WB stage?
A Data Structure for Correct Issues

*Keeps track of the status of Functional Units*

The instruction $i$ at the Issue stage consults this table:

<table>
<thead>
<tr>
<th>Name</th>
<th>Busy</th>
<th>Op</th>
<th>Dest</th>
<th>Src1</th>
<th>Src2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Int</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mem</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mult1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mult2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Div</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- FU available? check the busy column
- RAW? search the dest column for $i$’s sources
- WAR? search the source columns for $i$’s destination
- WAW? search the dest column for $i$’s destination

An entry is added to the table if no hazard is detected; An entry is removed from the table after Write-Back.

http://www.csg.csail.mit.edu/6.823
Simplifying the Data Structure Assuming In-order Issue

• Suppose the instruction is not dispatched by the Issue stage
  • If a RAW hazard exists
  • or if the required FU is busy,
  • and if operands are latched by functional unit on issue

Can the dispatched instruction cause a WAR hazard?
  \[ \text{NO: Operands read at issue} \]

Can the dispatched instruction cause a WAW hazard?
  \[ \text{YES: Out-of-order completion} \]
Simplifying the Data Structure ...

- No WAR hazard
  ⇒ no need to keep $src1$ and $src2$

- The Issue stage does not dispatch an instruction in case of a WAW hazard
  ⇒ a register name can occur at most once in the $dest$ column

- $WP[\text{reg#}]$: a bit-vector to record the registers for which writes are pending
  - *These bits are set to true by the Issue stage and set to false by the WB stage*
  ⇒ Each pipeline stage in the FU's must carry the $dest$ field and a flag to indicate if it is valid
    “the (we, ws) pair”

http://www.csg.csail.mit.edu/6.823
Scoreboard for In-order Issues

Busy[FU#] : a bit-vector to indicate FU’s availability.  
(FU = Int, Add, Mult, Div)  
These bits are hardwired to FU's.

WP[reg#] : a bit-vector to record the registers for which writes are pending.  
These bits are set to true by the Issue stage and set to false by the WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) to dispatch

- FU available?  
- RAW?  
- WAR?  
- WAW?  

<table>
<thead>
<tr>
<th>RAW?</th>
<th>WAR?</th>
<th>WAW?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Busy[FU#]</td>
<td>WP[src1] or WP[src2] cannot arise</td>
<td>WP[dest]</td>
</tr>
</tbody>
</table>
## Scoreboard Dynamics

<table>
<thead>
<tr>
<th>Time</th>
<th>Instruction</th>
<th>Functional Unit Status</th>
<th>Registers Reserved for Writes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Int(1), Add(1), Mult(3), Div(4), WB</td>
<td></td>
</tr>
<tr>
<td>t0</td>
<td>I₁</td>
<td>f6</td>
<td></td>
</tr>
<tr>
<td>t1</td>
<td>I₂</td>
<td>f2, f6</td>
<td>f6, f2</td>
</tr>
<tr>
<td>t2</td>
<td></td>
<td>f6</td>
<td>f6, f0</td>
</tr>
<tr>
<td>t3</td>
<td>I₃</td>
<td>f0, f8</td>
<td>f0, f8</td>
</tr>
<tr>
<td>t4</td>
<td></td>
<td>f8, f0</td>
<td>f0, f8</td>
</tr>
<tr>
<td>t5</td>
<td>I₄</td>
<td>f10</td>
<td>f8, f10</td>
</tr>
<tr>
<td>t6</td>
<td></td>
<td>f8, f0</td>
<td>f8</td>
</tr>
<tr>
<td>t7</td>
<td>I₅</td>
<td>f8, f10</td>
<td>f8</td>
</tr>
<tr>
<td>t8</td>
<td></td>
<td>f8, f10</td>
<td>f8</td>
</tr>
<tr>
<td>t9</td>
<td></td>
<td>f8</td>
<td>f8</td>
</tr>
<tr>
<td>t10</td>
<td>I₆</td>
<td>f6</td>
<td>f6</td>
</tr>
<tr>
<td>t11</td>
<td></td>
<td>f6, f6</td>
<td>f6</td>
</tr>
</tbody>
</table>

- **I₁**: DIVD
- **I₂**: LD
- **I₃**: MULTD
- **I₄**: DIVD
- **I₅**: SUBD
- **I₆**: ADDD

[http://www.csg.csail.mit.edu/6.823]
Realistic Memory Systems

Latency of access to the main memory is usually much higher than one cycle and often unpredictable

*Solving this problem is a central issue in computer architecture*

Common approaches to improving memory performance

• caches
  
  *single cycle except in case of a miss ⇒ stall*

• separate instruction and data memory ports
  
  ⇒ *complications for self-modifying code*

• interleaved memory
  
  *multiple memory accesses ⇒ bank conflicts*

• split-phase memory operations
  
  ⇒ *out-of-order responses*
• L08 (Today): Complex pipes w/in-order issue
• L09: Out-of-order exec & renaming
• L10: Branch prediction
• L11: Speculative execution and recovery
• L12: Advanced Memory Ops