6.823 Computer System Architecture

Instructors: Daniel Sanchez and Joel EmerTA:Hyun Ryong (Ryan) Lee





Computing devices then...



Computing devices now









September 8, 2021

A journey through this space

• What do computer architects actually do?

A journey through this space

- What do computer architects actually do?
- Illustrate via historical examples
 - Early days: ENIAC, EDVAC, and EDSAC
 - Arrival of IBM 650 and then IBM 360
 - Seymour Cray CDC 6600, Cray 1
 - Microprocessors and PCs
 - Multicores
 - Cell phones

A journey through this space

- What do computer architects actually do?
- Illustrate via historical examples
 - Early days: ENIAC, EDVAC, and EDSAC
 - Arrival of IBM 650 and then IBM 360
 - Seymour Cray CDC 6600, Cray 1
 - Microprocessors and PCs
 - Multicores
 - Cell phones
- Focus on ideas, mechanisms, and principles, especially those that have withstood the test of time

Application
Algorithm
Programming Language
Operating System/Virtual Machine
Instruction Set Architecture (ISA)
Microarchitecture
Register-Transfer Level (RTL)
Circuits
Devices
Physics







computer architecture, mid-2000s onward.





Computer Architecture is the design of abstraction layers

Computer Architecture is the design of abstraction layers

- What do abstraction layers provide?
 - Environmental stability within generation
 - Environmental stability across generations
 - Consistency across a large number of units

Computer Architecture is the design of abstraction layers

- What do abstraction layers provide?
 - Environmental stability within generation
 - Environmental stability across generations
 - Consistency across a large number of units
- What are the consequences?
 - Encouragement to create reusable foundations:
 - Toolchains, operating systems, libraries
 - Enticement for application innovation

Technology

Transistors Integrated circuits VLSI (initially) Flash memories, ...



Technology *Transistors Integrated circuits VLSI (initially) Flash memories, ...*

Technology

Core memories Magnetic tapes Disks



Computers

Computers

Technology Transistors Computers Integrated circuits VLSI (initially) Flash memories, ... Technology Core memories Computers Magnetic tapes Disks Technology ROMs, RAMs Computers VLSI Packaging Low Power

But Software...

As people write programs and use computers, our understanding of *programming* and *program behavior* improves.

This has profound though slower impact on computer architecture

As people write programs and use computers, our understanding of *programming* and *program behavior* improves.

This has profound though slower impact on computer architecture

Modern architects must pay attention to software and compilation issues.

As people write programs and use computers, our understanding of *programming* and *program behavior* improves.

This has profound though slower impact on computer architecture

Modern architects must pay attention to software and compilation issues.



Architecture is engineering design under constraints

Architecture is engineering design under constraints

- Performance of whole system on target applications
 - Average case & worst case

Architecture is engineering design under constraints

- Performance of whole system on target applications
 - Average case & worst case
- Cost of manufacturing chips and supporting system

Architecture is engineering design under constraints

- Performance of whole system on target applications
 - Average case & worst case
- Cost of manufacturing chips and supporting system
- Power to run system
 - Peak power & energy per operation

Architecture is engineering design under constraints

- Performance of whole system on target applications
 - Average case & worst case
- Cost of manufacturing chips and supporting system
- Power to run system
 - Peak power & energy per operation
- Reliability of system
 - Soft errors & hard errors

Architecture is engineering design under constraints

- Performance of whole system on target applications
 - Average case & worst case
- Cost of manufacturing chips and supporting system
- Power to run system
 - Peak power & energy per operation
- Reliability of system
 - Soft errors & hard errors
- Cost to design chips (engineers, computers, CAD tools)
 - Becoming a limiting factor in many situations, fewer unique chips can be justified

Architecture is engineering design under constraints

- Performance of whole system on target applications
 - Average case & worst case
- Cost of manufacturing chips and supporting system
- Power to run system
 - Peak power & energy per operation
- Reliability of system
 - Soft errors & hard errors
- Cost to design chips (engineers, computers, CAD tools)
 - Becoming a limiting factor in many situations, fewer unique chips can be justified
- Cost to develop applications and system software
 - Often the dominant constraint for any programmable device

Architecture is engineering design under constraints

Factors to consider:

- Performance of whole system on target applications
 - Average case & worst case
- Cost of manufacturing chips and supporting system
- Power to run system
 - Peak power & energy per operation
- Reliability of system
 - Soft errors & hard errors
- Cost to design chips (engineers, computers, CAD tools)
 - Becoming a limiting factor in many situations, fewer unique chips can be justified
- Cost to develop applications and system software
 - Often the dominant constraint for any programmable device

At different times, and for different applications at the same point in time, the relative balance of these factors can result in widely varying architectural choices

Course Information

All info kept up to date on the website: http://www.csg.csail.mit.edu/6.823

September 8, 2021

MIT 6.823 Fall 2021

Contact times

- Lectures on Monday and Wednesday
 - 1:00pm to 2:30pm in room 32-141
- Tutorial on Friday
 - 1:00pm to 2:00pm in room 32-141
 - Attendance is optional
 - Additional tutorials will be held in evenings before quizzes
- Quizzes on Friday (except last quiz)
 - 1:00pm to 2:30pm in room 32-141
 - Attendance is NOT optional
- Instructor office hours
 - After class or by email appointment
- TA office hours
 - Thursday 4-5:30pm @ Stata 32G-725

"New normal" policies

- We're excited to return to the classroom, but want everyone to be and feel safe
- We'll record videos of lectures and tutorials for students who need to miss lecture
 - Due to isolation/quarantine, visa issues, case spikes, etc.
 - However, these videos will be best-effort and more basic than for online classes (e.g., no webcam feed, audio may be worse)
 - Please do not use these to take 6.823 as an online course
- When asking questions, please keep your mask on
- If you feel uncomfortable with any aspect of our inperson interactions, please let us know

Online resources & help

- We use Piazza extensively
 - Fastest way to get your questions answered
 - All course announcements are made on Piazza
- This is not a normal term; if you need help, let us know!
 - We can be accommodating

The course has three modules

Module 1

- ISA and Simple In-Order Pipelines
- Caches and Virtual Memory
- Complex Pipelining and Out-of-Order Execution
- Branch Prediction and Speculative Execution

Module 2

- Multithreading and Multiprocessors
- Coherence and consistency
- On-chip networks

Module 3

- Microcoding and VLIW
- Vector machines and GPUs
- Hardware accelerators
- Hardware security
The course has three modules

Module 1

- ISA and Simple In-Order Pipelines
- Caches and Virtual Memory
- Complex Pipelining and Out-of-Order Execution
- Branch Prediction and Speculative Execution

Module 2

- Multithreading and Multiprocessors
- Coherence and consistency
- On-chip networks

Module 3

- Microcoding and VLIW
- Vector machines and GPUs
- Hardware accelerators
- New this term
- Hardware security

Textbook and readings

- "Computer Architecture: A Quantitative Approach", Hennessy & Patterson, 5th / 6th ed.
 - 5th edition available online through MIT Libraries
 - Recommended, but not necessary

 Course website lists H&P reading material for each lecture, and optional readings that provide more in-depth coverage

Grading

- Grades are not assigned based on a predetermined curve
 - Most of you are capable of getting an A
- 75% of the grade is based on three closed book
 1.5 hour quizzes
 - The first two quizzes will be held during the tutorials; the last one during the last lecture (dates on web syllabus)
 - We'll have makeups if needed
- 25% of the grade is based on four laboratory exercises
- No final exam
- No final project

Problem sets & labs

- Problem sets
 - One problem set per module, not graded
 - Intended for private study and for tutorials to help prepare for quizzes
 - Quizzes assume you are very familiar with the content of problem sets
- Labs
 - Four graded labs
 - Based on widely-used PIN tool
 - Labs 2 and 4 are open-ended challenges
- You must complete labs & quizzes individually
 - Please review the collaboration & academic honesty policy

Self evaluation take-home quiz

- Goal is to help you judge for yourself whether you have prerequisites for this class, and to help refresh your memory
- We assume that you understand digital logic, a simple 5-stage pipeline, and simple caches
- Please work by yourself on this quiz not in groups
- Remember to complete self-evaluation section at end of the quiz
- Due by Friday (on recitation or send answers to TA mailing list)

Please email us if you have concerns about your ability to take the class

Early Developments: From ENIAC to the mid 50's

Prehistory

- 1800s: Charles Babbage
 - Difference Engine (conceived in 1823, first implemented in 1855 by Scheutz)
 - Analytic Engine, the first conception of a general purpose computer (1833, never implemented)
- 1890: Tabulating machines
- Early 1900s: Analog computers
- 1930s: Early electronic (fixed-function) digital computers

Electronic Numerical Integrator and Computer (ENIAC)

- Designed and built by Eckert and Mauchly at the University of Pennsylvania during 1943-45
- The first, completely electronic, operational, generalpurpose analytical calculator!
 - 30 tons, 72 square meters, 200KW
- Performance
 - Read in 120 cards per minute
 - Addition took 200 μs , Division 6 ms
- Not very reliable!

Electronic Numerical Integrator and Computer (ENIAC)

- Designed and built by Eckert and Mauchly at the University of Pennsylvania during 1943-45
- The first, completely electronic, operational, generalpurpose analytical calculator!
 - 30 tons, 72 square meters, 200KW
- Performance
 - Read in 120 cards per minute
 - Addition took 200 μ s, Division 6 ms
- Not very reliable!

WW-2 Effort

Application: Ballistic calculations

Electronic Discrete Variable Automatic Computer (EDVAC)

- ENIAC's programming system was external
 - Sequences of instructions were executed independently of the results of the calculation
 - Human intervention required to take instructions "out of order"

Electronic Discrete Variable Automatic Computer (EDVAC)

- ENIAC's programming system was external
 - Sequences of instructions were executed independently of the results of the calculation
 - Human intervention required to take instructions "out of order"
- EDVAC was designed by Eckert, Mauchly, and von Neumann in 1944 to solve this problem
 - Solution was the *stored program computer*

 \Rightarrow "program can be manipulated as data"

Electronic Discrete Variable Automatic Computer (EDVAC)

- ENIAC's programming system was external
 - Sequences of instructions were executed independently of the results of the calculation
 - Human intervention required to take instructions "out of order"
- EDVAC was designed by Eckert, Mauchly, and von Neumann in 1944 to solve this problem
 - Solution was the *stored program computer*

 \Rightarrow "program can be manipulated as data"

- First Draft of a report on EDVAC was published in 1945, but just had von Neumann's signature!
 - Without a doubt the most influential paper in computer architecture

Program = A sequence of instructions

Program = A sequence of instructions

How to control instruction sequencing?

Program = A sequence of instructions

How to control instruction sequencing? manual control calculators

Program = A sequence of instructions

How to control instruction sequencing? manual control calculators

automatic control external (paper tape)

Harvard Mark I, 1944

Program = A sequence of instructions

How to control instruction sequenci	ng?
manual control	calculators
automatic control external (paper tape)	Harvard Mark I, 1944 Zuse's Z1, WW2
<i>internal plug board read-only memory <mark>read-write memory</mark></i>	ENIAC 1946 ENIAC 1948 EDVAC 1947 (concept)

 The same storage can be used to store program and data

Program = A sequence of instructions

How to co	ntrol instruc	tion sequen	cing?	
manual co	ontrol		calculato	ors
automatic extern	control al (paper ta	pe)	Harvard	Mark I, 1944
interna plu rea <mark>rea</mark>	al Ig board Id-only men Id-write mei	nory <mark>mory</mark>	ENIAC ENIAC EDVAC	1946 1948 1947 <i>(concept)</i>
	– The same and data	e storage ca	n be used	to store program
	FDSAC	1950	Maurice	Wilkes

The Spread of Ideas

ENIAC & EDVAC had immediate impact brilliant engineering: Eckert & Mauchly lucid paper: Burks, Goldstein & von Neumann

IASPrinceton46-52BigelowEDSACCambridge46-50WilkesMANIACLos Alamos49-52MetropolisJOHNIACRand50-531ILLIACIllinois49-52Argonne49-5349-53SWACUCLA-NBS-

The Spread of Ideas

ENIAC & EDVAC had immediate impact brilliant engineering: Eckert & Mauchly lucid paper: Burks, Goldstein & von Neumann

IAS	Princeton	46-52	Bigelow
EDSAC	Cambridge	46-50	Wilkes
MANIAC	Los Alamos	49-52	Metropolis
JOHNIAC	Rand	50-53	
ILLIAC	Illinois	49-52	
	Argonne	49-53	
SWAC	UCLA-NBS		

UNIVAC - the first commercial computer, 1951

The Spread of Ideas

ENIAC & EDVAC had immediate impact brilliant engineering: Eckert & Mauchly lucid paper: Burks, Goldstein & von Neumann

IAS	Princeton	46-52	Bigelow
EDSAC	Cambridge	46-50	Wilkes
MANIAC	Los Alamos	49-52	Metropolis
JOHNIAC	Rand	50-53	-
ILLIAC	Illinois	49-52	
	Argonne	49-53	
SWAC	UCLA-NBS		

UNIVAC - the first commercial computer, 1951

Alan Turing's direct influence on these developments is often debated by historians.

Dominant Technology Issue: *Reliability*

ENIAC = 18,000 tubes 20 10-digit numbers

EDVAC 4,000 tubes 2000 word storage mercury delay lines

Mean time between failures (MTBF) MIT's Whirlwind with an MTBF of 20 min. was perhaps the most reliable machine!

Reasons for unreliability:

1. Vacuum tubes

2. Storage medium Acoustic delay lines Mercury delay lines Williams tubes Selections

Dominant Technology Issue: *Reliability*

ENIAC = 18,000 tubes 20 10-digit numbers

EDVAC 4,000 tubes 2000 word storage mercury delay lines

Mean time between failures (MTBF) MIT's Whirlwind with an MTBF of 20 min. was perhaps the most reliable machine!

CORE

Reasons for unreliability:

1. Vacuum tubes

2. Storage medium Acoustic delay lines Mercury delay lines Williams tubes Selections 1954

J. Forrester

• Hardware was expensive

- Hardware was expensive
- Stores were small (1000 words)

- Hardware was expensive
- Stores were small (1000 words)
 ⇒ No resident system-software!

- Hardware was expensive
- Stores were small (1000 words)
 ⇒ No resident system-software!
- Memory access time was 10 to 50 times slower than the processor cycle

- Hardware was expensive
- Stores were small (1000 words)
 ⇒ No resident system-software!
- Memory access time was 10 to 50 times slower than the processor cycle
 - ⇒ Instruction execution time was totally dominated by the memory reference time

- Hardware was expensive
- Stores were small (1000 words)
 ⇒ No resident system-software!
- Memory access time was 10 to 50 times slower than the processor cycle
 - ⇒ Instruction execution time was totally dominated by the memory reference time
- The ability to design complex control circuits to execute an instruction was the central design concern as opposed to the speed of decoding or an ALU operation

- Hardware was expensive
- Stores were small (1000 words)
 ⇒ No resident system-software!
- Memory access time was 10 to 50 times slower than the processor cycle
 - ⇒ Instruction execution time was totally dominated by the memory reference time
- The ability to design complex control circuits to execute an instruction was the central design concern as opposed to the speed of decoding or an ALU operation
- Programmer's view of the machine was inseparable from the actual hardware implementation

September 8, 2021

MIT 6.823 Fall 2021

Accumulator-based computing



- Single Accumulator
 - Calculator design carried over to computers

Accumulator-based computing



- Single Accumulator
 - Calculator design carried over to computers

Why?

Accumulator-based computing



- Single Accumulator
 - Calculator design carried over to computers

Why?

Registers expensive

The Earliest Instruction Sets Burks, Goldstein & von Neumann ~1946

The Earliest Instruction Sets

Burks, Goldstein & von Neumann ~1946

LOAD STORE	X X	$\begin{array}{l} AC \leftarrow M[x] \\ M[x] \leftarrow (AC) \end{array}$
ADD SUB	X X	$AC \leftarrow (AC) + M[x]$
MUL DIV	X X	Involved a quotient register
SHIFT LEFT SHIFT RIGHT		$AC \leftarrow 2 \times (AC)$
The Earliest Instruction Sets

Burks, Goldstein & von Neumann ~1946

LOAD STORE	x x	$\begin{array}{l} AC \leftarrow M[x] \\ M[x] \leftarrow (AC) \end{array}$
ADD SUB	X X	$AC \leftarrow (AC) + M[x]$
MUL DIV	X X	Involved a quotient register
SHIFT LEFT SHIFT RIGHT		$AC \leftarrow 2 \times (AC)$
JUMP JGE	X X	PC ← x if (AC) ≥ 0 then PC ← x

The Earliest Instruction Sets

Burks, Goldstein & von Neumann ~1946

LOAD STORE	X X	$\begin{array}{l} AC \leftarrow M[x] \\ M[x] \leftarrow (AC) \end{array}$
ADD SUB	X X	$AC \leftarrow (AC) + M[x]$
MUL DIV	X X	Involved a quotient register
SHIFT LEFT SHIFT RIGHT		$AC \leftarrow 2 \times (AC)$
JUMP JGE	X X	PC ← x if (AC) ≥ 0 then PC ← x
LOAD ADR STORE ADR	X X	AC \leftarrow Extract address field(M[x])

The Earliest Instruction Sets

Burks, Goldstein & von Neumann ~1946

LOAD STORE	X X	$\begin{array}{l} AC \leftarrow M[x] \\ M[x] \leftarrow (AC) \end{array}$
ADD SUB	X X	$AC \leftarrow (AC) + M[x]$
MUL DIV	X X	Involved a quotient register
SHIFT LEFT SHIFT RIGHT		$AC \leftarrow 2 \times (AC)$
JUMP JGE	X X	PC ← x if (AC) ≥ 0 then PC ← x
LOAD ADR STORE ADR	X X	AC \leftarrow Extract address field(M[x])
		Typically less than 2 dozen instructions

MIT 6.823 Fall 2021









LOOP	LOAD	Ν
	JGE	DONE
	ADD	ONE
	STORE	Ν
F1	LOAD	Α
F2	ADD	В
F3	STORE	С
	JUMP	LOOP
DONE	HLT	

$$C_i \leftarrow A_i + B_i, 1 \le i \le n$$

LOOP	LOAD	Ν
	JGE	DONE
	ADD	ONE
	STORE	Ν
F1	LOAD	Α
F2	ADD	В
F3	STORE	С
	JUMP	LOOP
DONE	HLT	

 $C_i \leftarrow A_i + B_i, \quad 1 \le i \le n$

modify the program for the next iteration

LOOP	LOAD JGE ADD	N DONE ONE
-	STORE	N
F1	LOAD	A
F2	ADD	В
F3	STORE	С
	LOAD ADR	F1
	ADD	ONE
	STORE ADR	F1
moairy the	LOAD ADR	F2
program	ADD	ONE
for the next	STORE ADR	F2
iteration	LOAD ADR	F3
	ADD	ONE
	STORE ADR	F3 _
	JUMP	LOOP
DONE	HLT	

 $\overline{C_i} \leftarrow \overline{A_i} + \overline{B_i}, \quad 1 \le i \le n$

September 8, 2021

LOOP	LOAD	Ν
	1GF	DONE
	ADD	UNL
	STORE	N
F1	LOAD	Α
F2	ADD	В
F3	STORE	С
	LOAD ADR	F1
	ADD	ONE
	STORE ADR	F1
moairy the	LOAD ADR	F2
program	ADD	ONE
for the next	STORE ADR	F2
iteration	LOAD ADR	F3
	ADD	ONE
	STORE ADR	F3
	JUMP	LOOP
DONE	HLT	



September 8, 2021

LOOP	LOAD JGE ADD	N DONE ONE
	STORE	Ν
F1	LOAD	A
F2	ADD	В
F3	STORE	С
	LOAD ADR	F1
	ADD	ONE
	STORE ADR	F1
modify the	LOAD ADR	F2
program	ADD	ONE
for the next	STORE ADR	F2
iteration	LOAD ADR	F3
	ADD	ONE
	STORE ADR	F3
	JUMP	LOOP
DONE	HLT	



September 8, 2021

LOOP	LOAD JGE ADD	N DONE ONE
	STORE	Ν
F1	LOAD	Α
F2	ADD	В
F3	STORE	С
	LOAD ADR	F1
	ADD	ONE
	STORE ADR	F1
modify the	LOAD ADR	F2
program	ADD	ONE
for the next	STORE ADR	F2
iteration	LOAD ADR	F3
	ADD	ONE
	STORE ADR	F3 _
	JUMP	LOOP
DONE	HLT	



Each iteratior	n invol total	ves book- keeping
instruction fetches	17	, 3
operand fetches	10	
stores		

September 8, 2021

LOOP	LOAD JGE ADD	N DONE ONE
	STORE	Ν
F1	LOAD	Α
F2	ADD	В
F3	STORE	С
	LOAD ADR	F1
	ADD	ONE
	STORE ADR	F1
modify the	LOAD ADR	F2
program	ADD	ONE
for the next	STORE ADR	F2
iteration	LOAD ADR	F3
	ADD	ONE
	STORE ADR	F3 _
	JUMP	LOOP
DONE	HLT	



Each iteratior	n invol total	ves book- keepina
instruction fetches	17	
operand fetches	10	
stores	5	

September 8, 2021

LOOP	LOAD JGE ADD	N DONE ONE
	STORE	N
F1	LOAD	A
F2	ADD	В
F3	STORE	С
	LOAD ADR	F1
	ADD	ONE
	STORE ADR	F1
modify the	LOAD ADR	F2
program	ADD	ONE
for the next	STORE ADR	F2
iteration	LOAD ADR	F3
	ADD	ONE
	STORE ADR	F3
	JUMP	LOOP
DONE	HLT	



Each iteratior	n invol total	ves book- keeping
instruction fetches	17	14
operand fetches	10	
stores	5	

September 8, 2021

LOOP	LOAD JGE ADD	N DONE ONE
	STORE	N
F1	LOAD	A
F2	ADD	В
F3	STORE	С
	LOAD ADR	F1
	ADD	ONE
	STORE ADR	F1
modify the	LOAD ADR	F2
program	ADD	ONE
for the next	STORE ADR	F2
iteration	LOAD ADR	F3
	ADD	ONE
	STORE ADR	F3
	JUMP	LOOP
DONE	HLT	

 $C_i \leftarrow A_i + B_i, \quad 1 \le i \le n$

Each iteration	invol total	ves book- keeping
instruction fetches	17	14
operand fetches	10	8
stores	5	

September 8, 2021

LOOP	LOAD JGE ADD	N DONE ONE
	STORE	N
F1	LOAD	A
F2	ADD	В
F3	STORE	С
	LOAD ADR	F1
	ADD	ONE
	STORE ADR	F1
modify the	LOAD ADR	F2
program	ADD	ONE
for the next	STORE ADR	F2
iteration	LOAD ADR	F3
	ADD	ONE
	STORE ADR	F3 _
	JUMP	LOOP
DONE	HLT	

 $C_i \leftarrow A_i + B_i, \quad 1 \le i \le n$

Each iteration	invol total	ves book- keeping
<i>instruction fetches</i>	17	14
operand fetches	10	8
stores	5	4

September 8, 2021

LOOP	LOAD JGE ADD	N DONE ONE
	STORE	Ν
F1	LOAD	Α
F2	ADD	В
F3	STORE	С
	LOAD ADR	F1
	ADD	ONE
	STORE ADR	F1
modify the	LOAD ADR	F2
program	ADD	ONE
for the next	STORE ADR	F2
iteration	LOAD ADR	F3
	ADD	ONE
	STORE ADR	F3 _
	JUMP	LOOP
DONE	HLT	



Each iteration	invol total	ves book- keepina
<i>instruction fetches</i>	17	14
operand fetches	10	8
stores	5	4

Most of the executed instructions are for bookkeeping!

September 8, 2021

- Indexing capability
- Fast local storage in the processor - 8-16 registers as opposed to one accumulator
- Complex instructions
- Compact instructions
 - implicit address bits for operands



- Indexing capability

 to reduce bookkeeping instructions
- Fast local storage in the processor
 - 8-16 registers as opposed to one accumulator
- Complex instructions
- Compact instructions
 - implicit address bits for operands



- Indexing capability

 to reduce bookkeeping instructions
- Fast local storage in the processor
 - 8-16 registers as opposed to one accumulator
 - to reduce loads/stores
- Complex instructions
- Compact instructions
 - implicit address bits for operands



- Indexing capability

 to reduce bookkeeping instructions
- Fast local storage in the processor
 - 8-16 registers as opposed to one accumulator
 - to reduce loads/stores
- Complex instructions
 - to reduce instruction fetches
- Compact instructions
 - implicit address bits for operands

Memory
Processor

- Indexing capability

 to reduce bookkeeping instructions
- Fast local storage in the processor
 - 8-16 registers as opposed to one accumulator
 - to reduce loads/stores
- Complex instructions
 - to reduce instruction fetches
- Compact instructions
 - implicit address bits for operands
 - to reduce instruction fetch cost



Index Registers Tom Kilburn, Manchester University, mid 50's

One or more specialized registers to simplify address calculation

Index Registers

Tom Kilburn, Manchester University, mid 50's

One or more specialized registers to simplify address calculation

Modify existing instructions

LOAD	x, IX	$AC \leftarrow M[x + (IX)]$
ADD	x, IX	$AC \leftarrow (AC) + M[x + (IX)]$

•••

Index Registers

Tom Kilburn, Manchester University, mid 50's

One or more specialized registers to simplify address calculation

Modify existing instructionsLOADx, IXADDx, IXAC \leftarrow M[x + (IX)]AC \leftarrow (AC) + M[x + (IX)]

Add new instructions to manipulate index registersJZix, IXif (IX)=0 then PC \leftarrow xLOADix, IXIX \leftarrow M[x] (truncated to fit IX)

. . .

Index Registers

Tom Kilburn, Manchester University, mid 50's

One or more specialized registers to simplify address calculation

 $\begin{array}{cc} \text{Modify existing instructions} \\ \text{LOAD} & \text{x, IX} & \text{AC} \leftarrow \text{M}[\text{x} + (\text{IX})] \end{array}$

ADD x, IX $AC \leftarrow (AC) + M[x + (IX)]$

Add new instructions to manipulate index registersJZix, IXif (IX)=0 then $PC \leftarrow x$ elseIX $\leftarrow (IX) + 1$ LOADix, IXIX $\leftarrow M[x]$ (truncated to fit IX)

Index registers have accumulator-like characteristics





• Program does not modify itself



- Program does not modify itself
- Efficiency has improved dramatically (ops / iter)











• Costs?



September 8, 2021

MIT 6.823 Fall 2021
To increment index register by k

 $\begin{array}{l} \mathsf{AC} \leftarrow (\mathsf{IX}) \\ \mathsf{AC} \leftarrow (\mathsf{AC}) + \mathsf{k} \\ \mathsf{IX} \leftarrow (\mathsf{AC}) \end{array}$

new instruction

new instruction

To increment index register by k $AC \leftarrow (IX)$ $AC \leftarrow (AC) + k$ $IX \leftarrow (AC)$ also the AC must be saved and restored

To increment index register by k $AC \leftarrow (IX)$ $AC \leftarrow (AC) + k$ $IX \leftarrow (AC)$ also the AC must be saved and restored It may be better to increment IX directly

INCi k, IX $IX \leftarrow (IX) + k$

To increment index register by k new instruction $AC \leftarrow (IX)$ $AC \leftarrow (AC) + k$ IX \leftarrow (AC) new instruction also the AC must be saved and restored It may be better to increment IX directly k, IX IX \leftarrow (IX) + k INCi More instructions to manipulate index register x, IX $M[x] \leftarrow (IX)$ (extended to fit a word) STOREi . . .

To increment index register by k $AC \leftarrow (IX)$ new instruction $AC \leftarrow (AC) + k$ IX \leftarrow (AC) new instruction also the AC must be saved and restored It may be better to increment IX directly k, IX IX \leftarrow (IX) + k INCi More instructions to manipulate index register x, IX $M[x] \leftarrow (IX)$ (extended to fit a word) **STOREI** . . . IX begins to look like an accumulator \Rightarrow several index registers several accumulators \Rightarrow General Purpose Registers MIT 6.823 Fall 2021 L01-34 September 8, 2021

1. Single accumulator, absolute address LOAD x

1. Single accumulator, absolute address

LOAD x

2. Single accumulator, index registers

LOAD x, IX

1. Single accumulator, absolute address

LOAD x

2. Single accumulator, index registers

LOAD x, IX

3. Indirection

LOAD (x)

1. Single accumulator, absolute address

LOAD x

2. Single accumulator, index registers

LOAD x, IX

3. Indirection

```
LOAD (x)
```

4. Multiple accumulators, index registers, indirection

LOAD R, IX, x or LOAD R, IX, (x) the meaning? $R \leftarrow M[M[x] + (IX)]$

or $R \leftarrow M[M[x + (IX)]]$

1. Single accumulator, absolute address

LOAD x

2. Single accumulator, index registers

LOAD x, IX

3. Indirection

LOAD (x)

4. Multiple accumulators, index registers, indirection

LOAD R, IX, x or LOAD R, IX, (x) the meaning?

 $R \leftarrow M[M[x] + (IX)]$ or $R \leftarrow M[M[x + (IX)]]$

5. Indirect through registers

1. Single accumulator, absolute address

LOAD x

2. Single accumulator, index registers

LOAD x, IX

3. Indirection

LOAD (x)

4. Multiple accumulators, index registers, indirection

LOAD R, IX, x

or LOAD R, IX, (x)

the meaning?

 $R \leftarrow M[M[x] + (IX)]$ or R \leftarrow M[M[x + (IX)]]

 $R_1 = index, R_{\kappa} = base addr$

5. Indirect through registers

LOAD R_{I} , (R_{J})

6. The works

LOAD $R_I, R_J, (R_K)$

September 8, 2021

MIT 6.823 Fall 2021

Variety of Instruction Formats

Variety of Instruction Formats

- *Three address formats:* One destination and up to two operand sources per instruction
 - (Reg op Reg) to Reg $R_{I} \leftarrow (R_{J})$ op (R_{K}) (Reg op Mem) to Reg $R_{I} \leftarrow (R_{J})$ op M[x]
 - x can be specified directly or via a register
 - effective address calculation for x could include indexing, indirection, ...

Variety of Instruction Formats

- *Three address formats:* One destination and up to two operand sources per instruction
 - (Reg op Reg) to Reg $R_{I} \leftarrow (R_{J})$ op (R_{K}) (Reg op Mem) to Reg $R_{I} \leftarrow (R_{J})$ op M[x]
 - x can be specified directly or via a register
 - effective address calculation for x could include indexing, indirection, ...
- Two address formats: the destination is same as one of the operand sources

(Reg op Reg) to Reg $R_I \leftarrow (R_I)$ op (R_J) (Reg op Mem) to Reg $R_I \leftarrow (R_I)$ op M[x]

• One address formats: Accumulator machines

- Accumulator is always other implicit operand

One address formats: Accumulator machines

- Accumulator is always other implicit operand

• Zero address formats: operands on a stack

add $M[sp-1] \leftarrow M[sp] + M[sp-1]$ load $M[sp] \leftarrow M[M[sp]]$

Stack can be in registers or in memory
usually top of stack cached in registers

• One address formats: Accumulator machines

- Accumulator is always other implicit operand

• Zero address formats: operands on a stack

add $M[sp-1] \leftarrow M[sp] + M[sp-1]$ load $M[sp] \leftarrow M[M[sp]]$

Stack can be in registers or in memory
usually top of stack cached in registers

Α

B

С

Memory

Register

SP

• One address formats: Accumulator machines

- Accumulator is always other implicit operand

• Zero address formats: operands on a stack

add $M[sp-1] \leftarrow M[sp] + M[sp-1]$ load $M[sp] \leftarrow M[M[sp]]$

Stack can be in registers or in memory
usually top of stack cached in registers

Many different formats are possible!

Register

SP

MIT 6.823 Fall 2021

Α

В

С

Memory

Instruction sets in the mid 50's

- Great variety of instruction sets, but all intimately tied to implementation details
- Programmer's view of the machine was inseparable from the actual hardware implementation!

Instruction sets in the mid 50's

- Great variety of instruction sets, but all intimately tied to implementation details
- Programmer's view of the machine was inseparable from the actual hardware implementation!

Next Lecture: Instruction Set Architectures: Decoupling Interface and Implementation