CDC Programing Card


CONTROL DATA 6400/6500/6600/6700 COMPUTER SYSTEMS CENTRAL PROCESSOR INSTRUCTIONS


BRANCH UNIT	MULTIPLY UNIT						
00 PS Program Stop 010 RJ Return Jump to K 013 XJ Central Exchange Jump 02 JP Go to K + Bi	 40 FXi Xj * Xk Floating Product 41 RXi Xj * Xk Round Floating Product 42 DXi Xj * Xk Floating DP Product 						
030 ZR Go to K if Xj = zero	DIVIDE UNIT						
032 PL Go to K if X_i = positive 033 NG Go to K if X_i = negative 034 IR Go to K if X_i is in range 035 OR Go to K if X_i is out of range 036 DF Go to K if X_i is definite	44 FXi Xj/Xk Floating Divide 45 RXi Xj/Xk Round Floating Divide 46 NO No Operation 47 CXi Xk Sum of ones in Xk to Xi						
037 ID Go to K if Xj is indefinite 04 EQ Go to K if Bi = Bj	INCREMENT UNIT						
05 NE Go to K if Bi \neq Bj 06 GE Go to K if Bi \geq Bj 07 LT Go to K if Bi \leq Bj	50 SAi Aj ± K Sum of Aj & K to Ai 51 SAi Bj ± K Sum of Bj & K to Ai 52 SAi Xj ± K Sum of Xj & K to Ai						
BOOLEAN UNIT 10 BXi Xj Xmit Xj to Xi 11 BXi Xj * Xk Logical Product 12 BXi Xj + Xk Logical Sum	53 SAi $Xj + Bk$ Sum of $Xj \& Bk to Ai$ 54 SAi, $Aj + Bk$ Sum of $Aj \& Bk to Ai$ 55 SAi $Aj - Bk$ Diff of $Aj \& Bk to Ai$ 56 SAi $Bj + Bk$ Sum of $Bj \& Bk to Ai$ 57 SAi $Bj - Bk$ Diff of $Bj \& Bk to Ai$						
 BXi Xj - Xk Logical Difference BXi -Xk Xmit Xk comp to Xi BXi -Xk * Xj Log Prod Xj & Xk comp BXi -Xk + Xj Log Sum Xj & Xk comp BXi -Xk - Xj Log Diff Xj & Xk comp 	60 SBi $Aj + K$ Sum of $Aj \& K$ to Bi 61 SBi $Bj + K$ Sum of $Bj \& K$ to Bi 62 SBi $Xj + K$ Sum of $Xj \& K$ to Bi 63 SBi $Xj + Bk$ Sum of $Xj \& Bk$ to Bi 64 [SBi A] + Bk Sum of $Aj \& Bk$ to Bi						
SHIFT UNIT	65 SBi Aj - Bk Diff of Aj & Bk to Bi 66 SBi Bj + Bk Sum of Bj & Bk to Bi						
20 LXi jk Left Shift Xi by jk 21 AXi jk Right Shift Xi by jk 22 LXi Bj Xk Left Shift Xk by Bj to Xi 23 AXi Bj Xk Right Shift Xk by Bj to Xi 24 NXi Bj Xk Right Shift Xk by Bj to Xi 24 NXi Bj Xk Normalize Xk to Xi & Bj 25 ZXi Bj Xk Normalize Xk to Xi & Bj 26 UXi Bj Xk Unpack Xk to Xi & Bj 27 PXi Bj Xk Pack Xi from Xk & Bj 27 PXi Bj Xk Form jk mask in Xi	66 SB1 Bj - Bk Diff of Bj & Bk to Bi 70 SXi Aj + K Sum of Aj & K to Xi 71 SXi Bj + K Sum of Bj & K to Xi 72 SXi Xj + K Sum of Xj & K to Xi 73 SXi Xj + Bk Sum of Xj & Bk to Xi 74 SXi Aj + Bk Sum of Aj & Bk to Xi 75 SXi Aj - Bk Diff of Aj & Bk to Xi 76 SXi Bj + Bk Sum of Bj & Bk to Xi 77 SXi Bj - Bk Diff of Bj & Bk to Xi						
· ADD UNIT	EXTENDED CORE STORAGE						
 30 FXi Xj + Xk Floating Sum 31 FXi Xj - Xk Floating Diff 32 DXi Xj + Xk Floating DP Sum 33 DXi Xj - Xk Floating DP Diff 	011 RE Bj + K Read ECS 012 WE Bj + K Write ECS						
34 RXi Xj + Xk Round Floating Sum 35 RXi Xj - Xk Round Floating Diff	EXIT MODE Bit						
LONG ADD UNIT 36 IXi Xj + Xk Integer Sum 37 IXi Xj - Xk Integer Difference	0 Address out of range 1 Operand out of range (Infinite) 2 Indefinite operand						
Pub. No. 60164500 Rev C	SYMBOLS Comp = Complement DP = Double Precision Xmit = Transmit						

Complex Pipelining: Out-of-Order Execution, Register Renaming, and Exceptions

Joel Emer Computer Science and Artificial Intelligence Laboratory M.I.T.

CDC 6600-style Scoreboard





Scoreboard: Two bit-vectors

Busy[FU#]: Indicates FU's availability These bits are hardwired to FU's.

WP[reg#]: Records if a write is pending for a register Set to true by the Issue stage and set to false by the WB stage

Scoreboard Dynamics

		ional U ^{Add(1)}						<i>י</i> (4)	WB	Registers Reserved WB for Writes (WP)
t0 I1						f6					f6
t1 <i>I</i> 2	f2						f6				<mark>f6</mark> , f2
t2								f6		f2	f6, f2 <u>I</u> 2
t3 <i>I</i> 3			fO						f 6		<mark>f6</mark> , f0
t4				f0						f6	f6, f0 <u>I</u> 1
t5 <i>I</i> 4					f0	f8					f0, <mark>f8</mark>
t6							f 8			fO	f0, f8 <u>I</u> 3
t7 <i>I</i> 5		f10						f8			<mark>f8</mark> , f10
t8									f 8	f10	f8, f10 <u>I</u> 5
t9										f8	f8 <u>I</u> 4
t10 <i>I</i> 6		f6									f6
t11										f6	f6 <u>I</u> 6
I_1	I ₁ DIVD fe				6, f6, f					f4	
I_2						2, 4		45(r3)			
I_3		MULTD),			2,		f4
$egin{array}{c} I_4 \ I_5 \end{array}$		DIVD SUBD				3, LO,			5,),		F2 F6
I_5 I_6						5,		f8			5 f2
September 27, 2021 MIT 6.823 Fall 2021 L06											


In-Order Issue Limitations An example

1	LD		F2,	34(R2	2)	<i>latency</i> 1	1 2
2	LD		F4,	45(R3)		long	
3	MULTD		F6,	F4,	F2	3	4 3
4	SUBD		F8,	F2,	F2	1	
5	DIVD		F4,	F2,	F8	4	5
6	ADDD		F10,	F6,	F4	1	6
In-or	der:	1 (2	,1)		234	435	. 5 6 6

In-order restriction prevents instruction 4 from being dispatched

Out-of-Order Issue

How can we address the delay caused by a RAW dependence associated with the next in-order instruction?



Find something else to do!

- Issue stage buffer holds <u>multiple</u> instructions waiting to issue.
- Decode adds next instruction to buffer if there is space and the instruction does not cause a WAR or WAW hazard.
- Can issue any instruction in buffer whose RAW hazards are satisfied (for now at most one dispatch per cycle). Note: A writeback (WB) may enable more instructions.

In-Order Issue Limitations An example

1	LD		F2,	34(R2	2)	<i>latency</i> 1	1 2
2	LD		F4,	45(R3	8)	long	
3	MULTD		F6,	F4,	F2	3	4 3
4	SUBD		F8,	F2,	F2	1	
5	DIVD		F4,	F2,	F8	4	5
6	ADDD		F10,	F6,	F4	1	6
In-or	der:	1 (2,	<u>1</u>)		<u>2</u> 34	<u>4</u> <u>3</u> 5	. <u>5</u> 6 <u>6</u>
Out-c	of-order:	1 (2,	<u>1) 4 4</u>		<u>2</u> 35	. <u>3</u> . <u>5</u> 6	<u>6</u>
							revent instruction 5
				trom	n being	l dispatche	D
Out-of-order execution did not produce a significant improvement!							

September 29, 2021

How many Instructions can be in the pipeline

Throughput is limited by number of instructions in flight, but which feature of an ISA limits the number of instructions in the pipeline?


Number of Registers

Out-of-order dispatch by itself does not provide a significant performance improvement!

How can we better understand the impact of number of registers on throughput?

Little's Law

Throughput $(\overline{T}) = Number$ in Flight $(\overline{N}) / Latency (\overline{L})$



Example:

4 floating point registers 8 cycles per floating point operation

 \Rightarrow 1/2 issues per cycle!

Overcoming the Lack of Register Names


Floating Point pipelines often cannot be kept filled with small number of registers.

IBM 360 had only 4 Floating Point Registers

Can a microarchitecture use more registers than specified by the ISA without loss of ISA compatibility ?

Yes, Robert Tomasulo of IBM suggested an ingenious solution in 1967 based on on-the-fly *register renaming*


Instruction-level Parallelism via Renaming



Renaming eliminates WAR and WAW hazards (renaming \Rightarrow additional storage)


September 29, 2021

Handling register dependencies



- Decode does register renaming, providing a new spot for each register write
 - Renaming eliminates WAR and WAW hazards by allowing use of more storage space
- Renamed instructions added to an issue stage structure, called the reorder buffer (ROB). Any instruction in the ROB whose RAW hazards have been satisfied can be dispatched
 - Out-of-order or dataflow execution handles RAW hazards

Reorder Buffer Smith and Pleszkun, 1985




Instruction slot is candidate for execution when:

- It holds a valid instruction ("use" bit is set)
- It has not already started execution ("exec" bit is clear)
- Both operands are available ("present" bits p1 and p2 are set)


Is it obvious where an architectural register value is? No

Renaming & Out-of-order Issue



• When can a name be reused? Whenever an instruction completes


Renaming & Out-of-order Issue



- Insert instruction in ROB
- Issue instruction from ROB
- Complete instruction
- Empty ROB entry

1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4


Simplifying Allocation/Deallocation



Instruction buffer is managed circularly

- Set "exec" bit when instruction begins execution
- When an instruction completes its "use" bit is marked free
- Increment ptr₂ only if the "use" bit is marked free


Data-Driven Execution



- Instruction template (i.e., tag t) is allocated by the Decode stage, which also stores the tag in the reg file
- When an instruction completes, its tag is deallocated

September 29, 2021

IBM 360/91 Floating Point Unit R. M. Tomasulo, 1967



Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but was effective only on a very small class of problems and thus did not show up in the subsequent models until mid-nineties. *Why?*

- 1. Did not address the memory latency problem which turned out be a much bigger issue than FU latency
- 2. Made exceptions imprecise

One more problem needed to be solved

Branch/jump penalties

More on this in the next lecture

Reminder: Precise Exceptions

Exceptions are relatively unlikely events that need special processing, but where adding explicit control flow instructions is not desired, e.g., divide by 0, page fault

Exceptions can be viewed as an implicit conditional subroutine call that is inserted between two instructions.

Therefore, it must appear as if the exception is taken between two instructions (say I_i and I_{i+1})

- \bullet the effect of all instructions up to and including I_{i} is complete
- no effect of any instruction after I_i has taken place

The handler either aborts the program or restarts it at I_{i+1} .

Effect on Exceptions Out-of-order Completion

	I_1	DIVD			fe	5,	f	f6,	f4					
	I_2	LD	LD			f2,			45(r3)					
	I_3	MUI	MULTD				f	f2,		f4				
	$I_{\mathcal{A}}$	DIVD			f8	3,	f	f6, f2						
	I_5	SUE	3D		f1	LO,	f	f O ,		f6				
	I_6	AD	D		fe	5,	f	f8,		f2				
out-of-ord	ler com	<i>p</i> 1	. 2	<u>2</u>	3	<u>1</u>	4	<u>3</u>	5	<u>5</u>	<u>4</u>	6	<u>6</u>	
						res	tor	re f2	2		re	stoi	re f10)
Consider e														
on "DIVD'	″S													

Precise exceptions are difficult to implement at high speed - want to start execution of later instructions before exception checks finished on earlier instructions

September 29, 2021

Exceptions


- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:

• Stall	Νο
Bypass	No
Find something else to do	No
 Change the architecture 	Sometimes: Alpha, Multiflow
 Speculate! 	Most common approach!

• How can we handle rollback on mis-speculation?

Delay state update until commit on speculated instructions

• Note: earlier exceptions must override later ones




Hold exception flags in pipeline until commit point (M stage)

- •If exception at commit:
 - update Cause/EPC registers
 - kill all stages
 - fetch at handler PC


Inject external interrupts at commit point

September 29, 2021

Phases of Instruction Execution




In-Order Commit for Precise Exceptions



- Instructions fetched and decoded into instruction reorder buffer in-order
- Execution is out-of-order (\Rightarrow out-of-order completion)
- Commit (write-back to architectural state, i.e., regfile & memory) is in-order

Temporary storage needed to hold results before commit (shadow registers and store buffers)


Extensions for Precise Exceptions



Reorder buffer

- add <pd, dest, data, cause> fields in the instruction template
- commit instructions to reg file and memory in program order ⇒ buffers can be maintained circularly
- on exception, clear reorder buffer by resetting ptr₁=ptr₂ (stores must wait for commit before updating memory)


Rollback and Renaming



Register file does not contain renaming tags any more. How does the decode stage find the tag of a source register? Search the "dest" field in the reorder buffer

September 29, 2021

Renaming Table



Renaming table is a cache to speed up register name lookup.It needs to be cleared after each exception taken.When else are valid bits cleared?Control transfers

Physical Register Files


- Reorder buffers are space inefficient a data value may be stored in multiple places in the reorder buffer
- Idea: Keep all data values in a physical register file
 - Tag represents the name of the data value and name of the physical register that holds it
 - Reorder buffer contains only tags

Thus, 64-bit data values may be replaced by 8-bit tags for a 256-element physical register file

More on this in later lectures ...

September 29, 2021

Branch Penalty



September 29, 2021