# **Problem M13.1: Sequential Consistency**

## Problem M13.1.A

Can X hold value of 4 after all three threads have completed? Please explain briefly.

Yes / No

C1-C4, B1-B3, A1-A4, B4-B6

# Problem M13.1.B

Can X hold value of 5 after all three threads have completed?

Yes / (No)

All results must be even!

# Problem M13.1.C

Can X hold value of 6 after all three threads have completed?

(Yes) / No

All of C, All of A, All of B

## Problem M13.1.D

For this particular program, can a processor that reorders instructions but follows local dependencies produce an answer that cannot be produced under the SC model?

\_\_\_\_\_

Yes



All stores/loads must be done in order because they're to the same address, so no new results are possible.

# Problem M13.2: Relaxed Memory Models [? Hours]

We will study the interaction between two processes on different processors on such a system:

| P1                 | P2                 |
|--------------------|--------------------|
| P1.1: LW R2, 0(R8) | P2.1: LW R4, 0(R9) |
| P1.2: SW R2, 0(R9) | P2.2: SW R5, 0(R8) |
| P1.3: LW R3, 0(R8) | P2.3: SW R4, 0(R8) |

### Problem M13.2.A

| Memory | contents |
|--------|----------|
| M[R8]  | 7        |
| M[R9]  | 6        |

Yes

P1.1 P2.1 P1.2 P1.3 P2.2 P2.3

No

#### Problem M13.2.B

| memory | Contents |
|--------|----------|
| M[R8]  | 6        |
| M[R9]  | 7        |

Yes

No

The result would require that the memory contents don't change. Since each thread reads a data value and writes it to another address, this simply impossible here.

#### Problem M13.2.C

Is it possible for M[R8] to hold 0?

Yes

No

The only way that M[R8] could end up with 0 is if P2.3 is completed before P2.1 and P2.2. This violates Weak Ordering, so it is not possible.

Now consider the same program, but with two MEMBAR instructions.

| P1                   | P2                   |  |
|----------------------|----------------------|--|
| P1.1: LW R2, 0(R8)   | P2.1: LW R4, 0(R9)   |  |
| P1.2: SW R2, 0(R9)   | MEMBAR <sub>RW</sub> |  |
| MEMBAR <sub>WR</sub> | P2.2: SW R5, 0(R8)   |  |
| P1.3: LW R3, 0(R8)   | P2.3: SW R4, 0(R8)   |  |

We want to compare execution of the two programs on our system.

Here the intention was to keep the starting conditions the same as in first three questions, and ask about the final conditions. This wasn't clear, so we accepted both solutions. The yes/no answers don't actually change, but Questions 11 for 12 become simpler.

### Problem M13.2.D

If both M[R8] and M[R9] contain 6, is it possible for R3 to hold 8?

| Without <b>MEMBAR</b> instructions? | Yes | No |
|-------------------------------------|-----|----|
| With <b>MEMBAR</b> instructions?    | Yes | No |

Following sequence works with and without MEMBAR instructions: P1.1 -> P1.2 -> P2.1 -> P2.2 -> P1.3 -> P2.3

## Problem M13.2.E

If both M[R8] and M[R9] contain 7, is it possible for R3 to hold 6?

| Without <b>MEMBAR</b> instructions? | Yes | No |
|-------------------------------------|-----|----|
| With <b>MEMBAR</b> instructions?    | Yes | No |

If M[R8] and M[R9] are to end up with 7, we have to execute P2.3 before we execute P1.1 Since P1.3 has to come after P1.1 (Weak Ordering), R3, has to end up with 7 not 6.

# Problem M13.2.F

Is it possible for both M[R8] and M[R9] to hold 8?

| Without <b>MEMBAR</b> instructions? | Yes | No |
|-------------------------------------|-----|----|
| P2.2 P1.1 P1.2 P2.1 P2.3 P1.3       |     |    |
| With <b>MEMBAR</b> instructions?    | Yes | No |

The sequence above violates the MEMBAR in P2—P2.2 executes before P2.1. That is the only way to get 8 into both memory locations, thus the result is impossible with MEMBARs insterted.

# **Problem M13.3: Memory Models**

Consider a system which uses <u>Sequential Consistency (SC)</u>. There are three processes, P1, P2 and P3, on different processors on such a system (the values of  $R_A$ ,  $R_B$ ,  $R_C$  were all zeros before the execution):

| P1                   | P2                            | P3                   |
|----------------------|-------------------------------|----------------------|
| P1.1: ST (A), 1      | P2.1: ST (B), 1               | P3.1: ST (C), 1      |
| P1.2: LD $R_c$ , (C) | P2.2: LD R <sub>A</sub> , (A) | P3.2: LD $R_B$ , (B) |

### Problem M13.3.A

After all processes have executed, it is possible for the system to have multiple machine states. For example, {R<sub>A</sub>, R<sub>B</sub>, R<sub>C</sub>} = {1,1,1} is possible if the execution sequence of instructions is P1.1 $\rightarrow$ P2.1 $\rightarrow$ P3.1 $\rightarrow$ P1.2 $\rightarrow$ P2.2 $\rightarrow$ P3.2. Also, {R<sub>A</sub>, R<sub>B</sub>, R<sub>C</sub>} = {1,1,0} is possible if the sequence is P1.1  $\rightarrow$  P1.2  $\rightarrow$  P2.1  $\rightarrow$  P3.1  $\rightarrow$  P2.2  $\rightarrow$ P3.2.

For each state of  $\{R_A, R_B, R_C\}$  below, specify the execution sequence of instructions that results in the corresponding state. If the state is **NOT** possible with SC, just put X.

 $\{0,0,0\}$  : X

{0,1,0} : P2.1 P2.2 P1.1P1.2P3.1 P3.2

{1,0,0} : P1.1 P1.2 P3.1 P3.2 P2.1 P2.2

{0,0,1} : P3.1 P3.2 P2.1 P2.2 P1.1 P1.2

## Problem M13.3.B

Now consider a system which uses <u>Weak Ordering(WO)</u>, meaning that a read or a write may complete before a read or a write that is earlier in program order if they are to different addresses and there are no data dependencies.

Does WO allow the machine state(s) that is not possible with SC? If yes, provide an execution sequence that will generate the machine states(s).

Yes.  $\{0,0,0\}$  by P1.2 $\rightarrow$ P2.2 $\rightarrow$ P3.2 $\rightarrow$ P1.1 $\rightarrow$ P2.1 $\rightarrow$ P3.1

### Problem M13.3.C

The WO system in Problem M13.3.B provides four fine-grained memory barrier instructions. Below is the description of these instructions.

- **MEMBAR**<sub>RR</sub> guarantees that all read operations initiated before the MEMBAR<sub>RR</sub> will be seen before any read operation initiated after it.

- **MEMBAR**<sub>RW</sub> guarantees that all read operations initiated before the MEMBAR<sub>RW</sub> will be seen before any write operation initiated after it.

- **MEMBAR**<sub>WR</sub> guarantees that all write operations initiated before the MEMBAR<sub>WR</sub> will be seen before any read operation initiated after it.

- **MEMBAR**<sub>WW</sub> guarantees that all write operations initiated before the MEMBAR<sub>WW</sub> will be seen before any write operation initiated after it.

Using the minimum number of memory barrier instructions, rewrite **P1**, **P2** and **P3** so the machine state(s) that is not possible with SC by the original programs is also not possible with WO by your programs.

| P1                   | P2                     | P3                   |
|----------------------|------------------------|----------------------|
|                      |                        |                      |
| P1.1: ST (A), 1      | P2.1: ST (B), 1        | P3.1: ST (C), 1      |
| MEMBAR <sub>WR</sub> | MEMBAR <sub>WR</sub>   | MEMBAR <sub>WR</sub> |
| P1.2: LD $R_c$ , (C) | P2.2: LD $R_{A}$ , (A) | P3.2: LD $R_B$ , (B) |
|                      |                        |                      |

# Problem M13.4: Memory consistency models (Spring 2016 Quiz 3, Part B)

Consider two processes P1 and P2 running on two different processors. Assume that memory locations X and Y contain initial value 0.

| P1                | P2               |
|-------------------|------------------|
| P1.1: LD R1 ← (Y) | P2.1: ST (X) ← 1 |
| P1.2: LD R2 ← (X) | P2.2: ST (Y) ← 1 |

#### Problem M13.4.A

Out of the following possible final values of (X, Y, R1, R2), circle the ones that could occur if the system is <u>Sequentially Consistent (SC)</u>.

| (0,0,0,0) | (0,0,0,1) | (0,0,1,0) | (0,0,1,1) |
|-----------|-----------|-----------|-----------|
| (1,1,0,0) | (1,1,0,1) | (1,1,1,0) | (1,1,1,1) |

## Problem M13.4.B

Out of the following possible final values of (X, Y, R1, R2), circle the ones that could occur if the system enforces <u>RMO</u>, a weak memory model where <u>loads and stores can be reordered</u> <u>after prior loads or stores</u>.

| (0,0,0,0) | (0,0,0,1) | (0,0,1,0) | (0,0,1,1) |
|-----------|-----------|-----------|-----------|
| (1,1,0,0) | (1,1,0,1) | (1,1,1,0) | (1,1,1,1) |

### Problem M13.4.C

The RMO machine has the following fine-grained barrier instructions:

- **MEMBAR**<sub>RR</sub> guarantees that all reads initiated before MEMBAR<sub>RR</sub> will be performed before any read initiated after it.
- **MEMBAR**<sub>RW</sub> guarantees that all reads initiated before MEMBAR<sub>RW</sub> will be performed before any write initiated after it.
- **MEMBAR**<sub>WR</sub> guarantees that all writes initiated before MEMBAR<sub>WR</sub> will be performed before any read initiated after it.
- **MEMBAR**<sub>WW</sub> guarantees that all writes initiated before MEMBAR<sub>WW</sub> will be performed before any write initiated after it.

Use the <u>minimum number</u> of memory barrier instructions, rewrite P1 and P2 such that the RMO machine produces the same outputs as the SC machine <u>for the given code.</u>

| P1                           | P2               |
|------------------------------|------------------|
|                              |                  |
|                              |                  |
| P1.1: LD R1 ← (Y)            | P2.1: ST (X) ← 1 |
| MEMBAR <sub>RR</sub>         |                  |
| P1.2: LD R2 $\leftarrow$ (X) | P2.2: ST (Y) ← 1 |
|                              |                  |
|                              |                  |
|                              |                  |

Again, consider two processes P1 and P2 running the code below on two different processors. **Assume that memory locations X, Y, and Z contain initial value 0.** 

| P1   |     | P2    |                           |       |
|--|-----|-------|---------------------------|-------|
| P1.1: LD R1 €<br>P1.2: ST (Y) €<br>P1.3: LD R2 € | ÷ 1 | P2.2: | ST (X)<br>LD R3<br>ST (Z) | ← (Y) |

### Problem M13.4.D

Out of the following possible final values of (R1, R2, R3), circle the ones that could occur if the system is <u>Sequentially Consistent (SC)</u>.

| (0,0,0) | (0,1,0) | (1,0,0) | (1,1,0) |
|---------|---------|---------|---------|
| (0,0,1) | (0,1,1) | (1,0,1) | (1,1,1) |

## Problem M13.4.E

Out of the following possible final values of (R1, R2, R3), circle the ones that could occur if the system enforces <u>RMO</u> (loads and stores can be reordered after prior loads or stores).

| (0,0,0) | (0,1,0) | (1,0,0) | (1,1,0) |
|---------|---------|---------|---------|
| (0,0,1) | (0,1,1) | (1,0,1) | (1,1,1) |

Using the <u>minimum number</u> of memory barrier instructions (given in Question 3), rewrite P1 and P2 such that the RMO machine produces the same outputs as the SC machine <u>for the</u> <u>given code</u>.

| P1                           | P2                   |
|------------------------------|----------------------|
|                              |                      |
|                              |                      |
| P1.1: LD R1 $\leftarrow$ (Z) | P2.1: ST (X) ← 1     |
| MEMBAR <sub>RW</sub>         | MEMBAR <sub>WR</sub> |
| P1.2: ST (Y) ← 1             | P2.2: LD R3 ← (Y)    |
| MEMBAR <sub>WR</sub>         | MEMBAR <sub>RW</sub> |
| P1.3: LD R2 $\leftarrow$ (X) | P2.3: ST (Z) ← 1     |
|                              |                      |
|                              |                      |