Monday |
Wednesday |
Friday |
Sep 06
|
Sep 08 - L01
Introduction
Take Self-Assessment Test!
|
Sep 10 - Tutorial Session
Hardwired, Single-cycle ISA Implementation
Self-Assessment Test DUE
|
Sep 13 - L02
Instruction Set Architectures and Cache Organization
|
Sep 15 - L03
Memory Management: From Absolute Addresses to Demand Paging
|
Sep 17 - Tutorial Session
Instruction Pipelining
|
Sep 20 - L04
Modern Virtual Memory
|
Sep 22 - L05
Instruction Pipelining: Hazard Resolution and Timing Constraints
|
Sep 24 - Tutorial Session
|
Sep 27 - L06
Complex Pipelining: Superscalar and Scoreboarding
|
Sep 29 - L07
Out of Order Execution and Register Renaming
|
Oct 1 - Tutorial Session
Lab 1 DUE
|
Oct 4 - L08
Branch Prediction
|
Oct 6 - L09
Speculative Execution and Recovery
|
Oct 8 - Tutorial Session
|
Oct 11 - Holiday
|
Oct 13 - L10
Advanced Memory Operations
|
Oct 15 - Quiz 1
Up to L09
|
Oct 18 - L11
Multithreading
|
Oct 20 - L12
Cache Coherence (I)
|
Oct 22 - Tutorial Session
Lab 2 DUE
|
Oct 25 - L13
Cache Coherence (II)
|
Oct 27 - L14
Memory Consistency Models
|
Oct 29 - Tutorial Session
|
Nov 1 - L15
On-chip Networking (I)
|
Nov 3 - L16
On-chip Networking (II)
|
Nov 5 - Tutorial Session
Lab 3 DUE
|
Nov 8 - L17
VLIW
|
Nov 10 - L18
SIMD and Vector Processors
|
Nov 12 - Quiz 2
Up to L16
|
Nov 15 - L19
GPU Architectures
|
Nov 17 - L20
Accelerators (I)
|
Nov 19 - Tutorial Session
|
Nov 22 - L21
Accelerators (II)
|
Nov 24 - L22
Transactional Memory (Asynchronous)
|
Nov 26 - Holiday
|
Nov 29 - L23
Security and Virtualization (I)
|
Dec 1 - L24
Security and Virtualization (II)
|
Dec 3 - Tutorial Session
Lab 4 DUE
|
Dec 6 - L25
Future Trends
|
Dec 8 - Quiz 3
(In class) Up to L24
|
|