## Problem M1.4: Microprogramming and Bus-Based Architectures

Problem M1.4.A
Memory-to-Memory Add

Worksheet M1-1 shows one way to implement ADDm in microcode.
Note that to maintain "clean" behavior of your microcode, no registers in the register file should change their value during execution (unless they are written to). This does not refer to the registers in the datapath (IR, A, B, MA). Thus, using asterisks for the load signals (ldIR, ldA, ldB, and ldMA) is acceptable as long as the correctness of your microcode is not affected.

## Problem M1.4.B

Implementing DBNEZ Instruction

The question asked to jump to $\mathrm{PC}+4+$ offset. This ignores that the immediate value needs to be shifted left by 2 before it can be added to $\mathrm{PC}+4$, to make sure we don't run into alignment problems. We did this because the data path given doesn't really have facilities for shifting.

Worksheet M1-2 shows one way to implement DBNEZ in microcode.

Worksheet M1-3 shows one way to implement RETZ in microcode.

## Problem M1.4.D

Implementing CALL Instruction

Worksheet M1-3 shows one way to implement CALL in microcode.

| Instruction | Cycles |
| :--- | :--- |
| SUB R3, R2, R1 | $3+3=6$ |
| SUBI R2, R1,\#4 | $3+3=6$ |
| SW R1, 0(R2) | $3+5=8$ |
| BNEZ R1, label \# (R1 $==$ 0) | $3+2=5$ |
| BNEZ R1, label \# (R1 ! $=0)$ | $3+5=8$ |
| BEQZ R1, label \# (R1 $==$ 0) | $3+5=8$ |
| BEQZ R1, label \# (R1 ! = 0) | $3+2=5$ |
| J label | $3+3=6$ |
| JR R1 | $3+2=5$ |
| JAL label | $3+4=7$ |
| JALR R1 | $3+4=7$ |

As discussed in Lecture 6, instruction execution includes the number of cycles needed to fetch the instruction. The lecture notes used 4 cycles for the fetch phase, while Worksheet 1 shows that this phase can actually be implemented in 3 cycles - either answer is fine. The above table uses 3 cycles for the fetch phase. Overall, SW, BNEZ (for a taken branch), and BEQZ (for a taken branch) take the most cycles to execute (8), while BNEZ (for a not-taken branch), BEQZ (for a not-taken branch) and JR take the fewest cycles (5).

| State | PseudoCode | $\begin{aligned} & \hline \mathrm{Ld} \\ & \mathrm{IR} \\ & \hline \end{aligned}$ | Reg Sel | $\begin{aligned} & \text { Reg } \\ & \mathrm{W} \end{aligned}$ | $\begin{gathered} \hline \text { en } \\ \text { Reg } \end{gathered}$ | $\begin{gathered} \hline \mathrm{Id} \\ \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \hline \mathrm{Id} \\ & \mathrm{~B} \end{aligned}$ | ALUOp | $\begin{gathered} \hline \text { en } \\ \text { ALU } \end{gathered}$ | $\begin{gathered} \hline \text { Id } \\ \text { MA } \end{gathered}$ | $\begin{gathered} \hline \text { Mem } \\ \mathrm{W} \end{gathered}$ | en Mem | $\begin{aligned} & \hline \text { Ex } \\ & \text { Sel } \end{aligned}$ | $\begin{gathered} \hline \text { en } \\ \text { Imm } \\ \hline \end{gathered}$ | $\mu \mathrm{Br}$ | Next State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FETCH0: | MA <- PC; A <- PC | 0 | PC | 0 | 1 | 1 | * | * | 0 | 1 | * | 0 | * | 0 | N | * |
|  | IR <- Mem | 1 | * | * | 0 | 0 | * | * | 0 | * | 0 | 1 | * | 0 | N | * |
|  | $P C<-A+4 ;$ <br> dispatch | 0 | PC | 1 | 1 | * | * | INC_A_4 | 1 | * | * | 0 | * | 0 | D | * |
| . . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOPO: | microbranch Back to FETCH0 | 0 | * | * | 0 | * | * | * | 0 | * | * | 0 | * | 0 | J | FETCH0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDm0: | MA <- R[rs] | 0 | rs | 0 | 1 | * | * | * | 0 | 1 | * | 0 | * | 0 | N | * |
|  | A <- Mem | 0 | * | * | 0 | 1 | * | * | 0 | * | 0 | 1 | * | 0 | N | * |
|  | MA <- R[rt] | 0 | rt | 0 | 1 | 0 | * | * | 0 | 1 | * | 0 | * | 0 | N | * |
|  | B <- Mem | 0 | * | * | 0 | 0 | 1 | * | 0 | * | 0 | 1 | * | 0 | N | * |
|  | MA <- R[rd] | * | rd | 0 | 1 | 0 | 0 | * | 0 | 1 | * | 0 | * | 0 | N | * |
|  | Mem <- A+B; fetch | * | * | * | 0 | * | * | ADD | 1 | * | 1 | 1 | * | 0 | J | FETCH0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Worksheet M1-1: Implementation of the ADDm instruction

| State | PseudoCode | $\begin{aligned} & \hline \mathrm{Id} \\ & \mathrm{IR} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Reg } \\ & \text { Sel } \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { Reg } \\ \mathrm{W} \\ \hline \hline \end{gathered}$ | $\begin{aligned} & \text { en } \\ & \text { Reg } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{Id} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Id } \\ & \hline \end{aligned}$ | ALUOp | $\begin{gathered} \hline \text { en } \\ \text { ALU } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { Ld } \\ & \text { MA } \\ & \hline \end{aligned}$ | Mem w | en Mem | $\begin{aligned} & \text { Ex } \\ & \text { Sel } \\ & \hline \hline \end{aligned}$ | $\begin{gathered} \hline \text { en } \\ \text { Imm } \end{gathered}$ | $\mu \mathrm{Br}$ | Next State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FETCHO: | $\begin{aligned} & \mathrm{MA}<-\mathrm{PC} ; \\ & \mathrm{A}<-\mathrm{PC} \end{aligned}$ | * | PC | 0 | 1 | 1 | * | * | 0 | 1 | * | 0 | * | 0 | N | * |
|  | IR <- Mem | 1 | * | * | 0 | 0 | * | * | 0 | * | 0 | 1 | * | 0 | N | * |
|  | $\begin{aligned} & \mathrm{PC}<-\mathrm{A}+4 ; \\ & \mathrm{B}<-\mathrm{A}+4 \end{aligned}$ | 0 | PC | 1 | 1 | * | 1 | INC_A_4 | 1 | * | * | 0 | * | 0 | D | * |
| $\cdots$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOPO: | microbranch back to FETCH0 | * | * | * | 0 | * | * | * | 0 | * | * | 0 | * | 0 | J | FETCHO |
| DBNEZ: | A <-rs | 0 | rs | 0 | 1 | 1 | 0 | * | 0 | * | * | 0 | * | 0 | N | * |
|  | $\text { rs <- A - } 1$ <br> $\mu \mathrm{B}$ to $\mathrm{FETCH0}$ if zero | 0 | rs | 1 | 1 | * | 0 | DEC_A_1 | 1 | * | * | 0 | * | 0 | Z | FETCH0 |
|  | A <- sExt16(IR) | * | * | * | 0 | 1 | 0 | * | 0 | * | * | 0 | sExt16 | 1 | N | * |
|  | $\begin{aligned} & \hline \text { PC <- A+B } \\ & \text { jump to } \\ & \text { FETCH0 } \\ & \hline \end{aligned}$ | * | PC | 1 | 1 | * | * | ADD | 1 | * | * | 0 | * | 0 | J | FETCH0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Worksheet M1-2: Implementation of the DBNEZ Instruction

| State | PseudoCode | $\begin{aligned} & \hline \mathrm{Ld} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & \text { Reg } \\ & \text { Sel } \end{aligned}$ | $\begin{gathered} \mathrm{Reg} \\ \mathrm{~W} \end{gathered}$ | $\begin{gathered} \hline \text { en } \\ \text { Reg } \end{gathered}$ | $\begin{gathered} \hline \mathrm{Id} \\ \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \hline \mathrm{Id} \\ & \mathrm{~B} \end{aligned}$ | ALUOp | $\begin{gathered} \hline \text { en } \\ \text { ALU } \end{gathered}$ | $\begin{aligned} & \text { Ld } \\ & \text { MA } \end{aligned}$ | Mem W | en Mem | $\begin{aligned} & \hline \text { Ex } \\ & \text { Sel } \end{aligned}$ | en Im m | $\mu \mathrm{Br}$ | Next State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FETCHO: | $\begin{aligned} & \text { MA <- PC; } \\ & \text { A <- PC } \\ & \hline \end{aligned}$ | * | PC | 0 | 1 | 1 | * | * | 0 | 1 | * | 0 | * | 0 | N | * |
|  | $\mathrm{IR}<-\mathrm{Mem}$ | 1 | * | * | 0 | 0 | * | * | 0 | * | 0 | 1 | * | 0 | N | * |
|  | $\begin{aligned} & \hline \mathrm{PC}<-\mathrm{A}+4 ; \\ & \mathrm{B}<-\mathrm{A}+4 \end{aligned}$ | 0 | PC | 1 | 1 | * | 1 | INC_A_4 | 1 | * | * | 0 | * | 0 | D | * |
| . . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOPO: | microbranch back to FETCH0 | * | * | * | 0 | * | * | * | 0 | * | * | 0 | * | 0 | J | FETCH0 |
| retz0 | A <- Reg[Rs] | 0 | Rs | 0 | 1 | 1 | * | * | 0 | * | * | 0 | * | 0 | N | * |
| retz1 | A <- Reg[Rt] MA <- Reg[Rt] uBr to retz3 if zero | 0 | Rt | 0 | 1 | 1 | * | COPY_A | 0 | 1 | * | 0 | * | 0 | Z | retz3 |
| retz2 |  | * | * | * | 0 | * | * | * | 0 | * | * | 0 | * | 0 | J | FETCH0 |
| retz3 | PC <- MEM | 0 | PC | 1 | 1 | 0 | * | * | 0 | * | 0 | 1 | * | 0 | N | * |
| retz4 | Reg[Rt] < A+4 | * | Rt | 1 | 1 | * | * | INC_A_4 | 1 | * | * | 0 | * | 0 | J | FETCH0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Worksheet M1-3: Implementation of the RETZ Instruction

| State | PseudoCode | $\begin{aligned} & \hline \mathrm{Id} \\ & \mathrm{IR} \end{aligned}$ | $\begin{gathered} \hline \text { Reg } \\ \mathrm{Sel} \end{gathered}$ | $\begin{gathered} \mathrm{Reg} \\ \mathrm{~W} \end{gathered}$ | $\begin{gathered} \hline \begin{array}{c} \text { en } \\ \text { Reg } \end{array} \end{gathered}$ | $\begin{gathered} \mathrm{Id} \\ \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \mathrm{Id} \\ & B \end{aligned}$ | ALUOp | $\begin{gathered} \hline \text { en } \\ \text { ALU } \end{gathered}$ | $\begin{aligned} & \text { Ld } \\ & \text { MA } \end{aligned}$ | $\begin{gathered} \mathrm{Mem} \\ \mathrm{~W} \end{gathered}$ | $\begin{gathered} \hline \mathrm{en} \\ \mathrm{Me} \\ \mathrm{~m} \end{gathered}$ | $\begin{aligned} & \hline \text { Ex } \\ & \text { Sel } \end{aligned}$ | $\begin{gathered} \text { en } \\ \text { Imm } \end{gathered}$ | $\mu \mathrm{Br}$ | Next State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FETCHO: | $\begin{aligned} & \hline \mathrm{MA}<-\mathrm{PC} ; \\ & \mathrm{A}<-\mathrm{PC} \end{aligned}$ | * | PC | 0 | 1 | 1 | * | * | 0 | 1 | * | 0 | * | 0 | N | * |
|  | IR <- Mem | 1 | * | * | 0 | 0 | * | * | 0 | * | 0 | 1 | * | 0 | N | * |
|  | $\begin{aligned} & \mathrm{PC}<-\mathrm{A}+4 ; \\ & \mathrm{B}<-\mathrm{A}+4 \end{aligned}$ | 0 | PC | 1 | 1 | * | 1 | INC_A_4 | 1 | * | * | 0 | * | 0 | D | * |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOPO: | microbranch back to FETCH0 | * | * | * | 0 | * | * | * | 0 | * | * | 0 | * | 0 | J | FETCH0 |
| CALL: | $\begin{aligned} & \hline \text { MA <- R }[r a] ; \\ & \mathrm{A}<-\mathrm{R}[\mathrm{ra}] \\ & \hline \end{aligned}$ | 0 | ra | 0 | 1 | 1 | 0 | * | 0 | 1 | * | 0 | * | 0 | N | * |
|  | Mem <- B | 0 | * | * | 0 | 0 | 0 | COPY_B | 1 | * | 1 | 1 | * | 0 | N | * |
|  | $\mathrm{R}[\mathrm{ra}]<-\mathrm{A}-4$ | 0 | ra | 1 | 1 | * | 0 | DEC_A_4 | 1 | * | * | 0 | * | 0 | N | * |
|  | A <-sExt16(IR) | * | * | * | 0 | 1 | 0 | * | 0 | * | * | 0 | sExt16 | 1 | N | * |
|  | $\mathrm{PC}<-\mathrm{A}+\mathrm{B} ;$ <br> jump to FETCH0 | * | PC | 1 | 1 | * | * | ADD | 1 | * | * | 0 | * | 0 | J | FETCH0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Worksheet M1-4: Implementation of the CALL Instruction

In the given code, ' $m$ ' and ' $n$ ' are always nonnegative integers. Therefore, we don't have to worry about the cases where ' i ' is larger than ' $n$ ' or ' j ' is larger than ' $m$ '. Also, for this problem, 0 raised to any power is just 0 , while any nonzero value raised to the $0^{\text {th }}$ power is 1 . Note that the pseudo code that is given returns a value of 0 when 0 is raised to the $0^{\text {th }}$ power. However, the actual pow ( ) function in the standard C library returns a value of 1 for this case. We present the solution that implements the pseudo code given in the problem rather than C's pow() function.

```
#
# R5: temp, R6: j
```

\#

|  | ADD | R3, | R0, R0 | put 0 in result |
| :---: | :---: | :---: | :---: | :---: |
|  | BEQZ | R1, | END_I | ; if m is 0, end |
|  | ADDI | R3, | R0, \#1 | ; put 1 in result |
|  | BEQZ | R2, | _END_I | if n is 0 , the loop is over; we set i equal to $n$ and count down to 0 -since R2 does not have to be preserved, we use it for i |
|  | SUBI | R5, | R1, \#1 | ; temp = m - 1 |
|  | BEQZ | R5, | _END_I | if $m$ is 1, the result will be 1, ; so end the program |
| _START_I: |  |  |  |  |
|  | ADD | R5, | R0, R3 | ; temp = result |
|  | SUBI | R6, | R1, \#1 | $j=m-1$ (the number of times to execute the second loop) |
| _START_J: |  |  |  |  |
|  | ADD | R3, | R3, R5 | ; result += temp |
|  | SUBI | R6, | R6, \#1 | ; j-- |
|  | BNEZ | R6, | _START_J | ; Re-execute loop until j reaches 0 |
| _END_J: |  |  |  |  |
|  | SUBI | R2, | R2, \#1 | ; i-- |
|  | BNEZ | R2, | _START_I | ; Re-execute loop until i reaches 0 |
| END_I: |  |  |  |  |

To compute the number of instructions and cycles to execute this code, let us consider subsets of the code.

| Code | \# of instructions | \# of cycles |
| :---: | :---: | :---: |
| ADD R3, R0, R0 <br> BEQZ R1, END_I | 2 | $\begin{aligned} & 6 \times 1+8 \times 1=14(\mathrm{~m}=0) \\ & 6 \times 1+5 \times 1=11(\mathrm{~m}>0) \end{aligned}$ |
| ADDI R3, R0, \#1 <br> BEQZ R2, $E N D \_I$ | 2 (if m>0) | $\begin{aligned} & 6 \times 1+8 \times 1=14(\mathrm{n}=0) \\ & 6 \times 1+5 \times 1=11(\mathrm{n}>0) \end{aligned}$ |
| SÜBI R5, R1, \#1 <br> BEQZ $R 5, ~ E N D \_I ~$ | 2 (if m>0 and $\mathrm{n}>0$ ) | $\begin{aligned} & 6 \times 1+8 \times 1=14(\mathrm{~m}=1) \\ & 6 \times 1+5 \times 1=11(\mathrm{~m}>1) \end{aligned}$ |
| $\begin{array}{ccc} \text { START_I: } \\ \text { ADD } & R 5, ~ R 0, ~ R 3 ~ \\ \text { SUBI } & R 6, ~ R 1, ~ \# 1 ~ \end{array}$ | 2 n (if m $>1$ and $\mathrm{n}>0$ ) | $(6 \times 2) \times n=12 n$ |
| ADD R3, R3, R5  <br> SUBI R6, R6, \#1  <br> BNEZ R6, START_J | $\begin{gathered} 3 \mathrm{n}(\mathrm{~m}-1) \\ \text { (if } \mathrm{m}>1 \text { and } \mathrm{n}>0 \text { ) } \end{gathered}$ | $\begin{aligned} & (6 \times 2+5 \times 1) \times n+(6 \times 2+8 \times 1) \times(m- \\ & 2) \times n=17 n+20 n(m-2) \end{aligned}$ |
| $\begin{aligned} & \text { END_J: } \\ & \text { SUBI } \text { R2, R2, \#1 } \\ & \text { BNEZ } \text { R2, _START_I } \end{aligned}$ | $2 \mathrm{n}($ if $\mathrm{m}>1$ and $\mathrm{n}>0$ ) | $(6+8) \times \mathrm{n}-3=14 \mathrm{n}-3$ |

From the above table, we can complete the table given in the problem.

| $m, n$ | Instructions | Cycles |
| :--- | :--- | :--- |
| 0,1 | 2 | 14 |
| 1,0 | 4 | 25 |
| 2,2 | 20 | 116 |
| 3,4 | 46 | 282 |
| $M, N(M=0)$ | 2 | 14 |
| $M, N(M>0, N=0)$ | 4 | 25 |
| $M, N(M=1, N>0)$ | 6 | 36 |
| $M, N(M>1, N>0)$ | $3 N(M-1)+4 N+6$ | $20 N(M-2)+43 N+30$ |

## Problem M1.4.G

Microcontroller Jump Logic
One way to start designing the microcontroller jump logic is to write out a table of the input signals and the output bits. For clarity, the bits that encode the $\mu \mathrm{JumpTypes}$ are labeled A, B and C, from left to right. The output bits are labeled H and L , also from left to right. So the table we need to implement is the following (where asterisks are for the input bits that we don't care about).

| Input bits |  |  |  | B | C | Zero |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A | 0 | 0 | Busy | H | L |  |
| 0 | 0 | 1 | $*$ | $*$ | 0 | 0 |
| 0 | 0 | 1 | $*$ | 0 | 0 | 0 |
| 0 | 1 | 0 | $*$ | $*$ | 0 | 1 |
| 0 | 0 | 0 | $*$ | $*$ | 1 | 0 |
| 1 | 1 | 0 | 0 | $*$ | 1 | 1 |
| 1 | 1 | 0 | 1 | $*$ | 0 | 0 |
| 1 | 1 | 1 | 0 | $*$ | 1 | 0 |
| 1 | 1 | 1 | 1 | $*$ | 1 | 0 |
| 1 |  |  |  | 0 | 0 |  |

Writing out boolean equations for the H and L output bits (by directly recognizing only the lines which have logical ones as output) we find
$H=A \bar{B} \bar{C}+\bar{A} B \bar{C}+A B \bar{C} \cdot$ zero $+A B C \cdot \overline{\text { zero }}$
$L=\bar{A} \bar{B} C \cdot b u s y+A \bar{B} \bar{C}$

Also, we do not care about the output when the $\mu$ Jump type is 011 or 101 , since those are invalid encodings. Thus we can simplify the equations to
$H=A \bar{B}+\bar{A} B+A \bar{C} \cdot$ zero $+A C \cdot \overline{\text { zero }}$
$L=\bar{B} C \cdot$ busy $+A \bar{B}$

Drawing this out as gates we get


