### **Complex Pipelining**

Daniel Sanchez
Computer Science and Artificial Intelligence Laboratory
M.I.T.

### Complex Pipelining: Motivation

Instruction pipelining becomes complex when we want high performance in the presence of

- Multi-cycle operations, for example:
  - Long latency divides, or
  - Full or partially pipelined floating-point units
- Variable latency operations, for example:
  - Memory systems with variable access time
- Replicated function units, for example:
  - Multiple floating point or memory units


### CDC 6600 Seymour Cray, 1963





- A fast pipelined machine with 60-bit words
  - 128 Kword main memory capacity, 32 banks
- Ten functional units (parallel, unpipelined)
  - Floating Point: adder, 2 multipliers, divider
  - Integer: adder, 2 incrementers, ...
- Hardwired control (not microprogrammed)
- Dynamic scheduling of instructions using a scoreboard
- Ten Peripheral Processors for Input/Output
  - a fast multi-threaded 12-bit integer ALU
- Very fast clock, 10 MHz (FP add in 4 clocks)
- >400,000 transistors, 750 sq. ft., 5 tons,
   150 kW, new freon-based cooling technology
- Fastest machine in world for 5 years (until 7600)
  - Over 100 sold (\$7-10M each)

### CDC 6600: Datapath



### CDC 6600: A Load/Store Architecture

- Separate instructions to manipulate three types of reg.
  - 8 60-bit data registers (X)
  - 8 18-bit address registers (A)
  - 8 18-bit index registers (B)
- All arithmetic and logic instructions are reg-to-reg

$$Ri \square \leftarrow (Rj) op (Rk)$$

Only Load and Store instructions refer to memory!

6	3	3	18
opcode	ï	j	disp

$$Ri \leftarrow M[(Rj) + disp]$$

Touching address registers 1 to 5 initiates a load 6 to 7 initiates a store

- very useful for vector operations

#### CDC6600: Vector Addition

Ai = address register

Bi = index register

Xi = data register

more on vector processing later...

# We will present complex pipelining issues more abstractly ...

### Floating Point ISA

Interaction between the Floating point datapath and the Integer datapath is determined largely by the ISA

#### MIPS ISA

- separate register files for FP and Integer instructions the only interaction is via a set of move instructions (some ISA's don't even permit this)
- separate load/store for FPR's and GPR's but both use GPR's for address calculation
- separate conditions for branches
   FP branches are defined in terms of condition codes

### Floating Point Unit


Much more hardware than an integer unit

Single-cycle floating point unit is a bad idea - why?

- it is common to have several floating point units
- it is common to have different types of FPUs Fadd, Fmul, Fdiv, ...
- an FPU may be pipelined, partially pipelined or not pipelined

To operate several FPUs concurrently the register file needs to have more read and write ports

#### Functional Unit Characteristics



#### Functional units have internal pipeline registers

- ⇒ operands are latched when an instruction enters a functional unit
- ⇒ inputs to a functional unit (e.g., register file) can change during a long latency operation

March 10, 2014

### Realistic Memory Systems

Latency of access to the main memory is usually much higher than one cycle and often unpredictable

Solving this problem is a central issue in computer architecture

### Realistic Memory Systems


Latency of access to the main memory is usually much higher than one cycle and often unpredictable

Solving this problem is a central issue in computer architecture

## Common approaches to improving memory performance

- separate instruction and data memory ports
   ⇒ no self-modifying code
- caches single cycle except in case of a miss ⇒ stall
- interleaved memory multiple memory accesses ⇒ bank conflicts
- split-phase memory operations
   out-of-order responses

### Complex Pipeline Structure



March 10, 2014

 Structural conflicts at the execution stage if some FPU or memory unit is not pipelined and takes more than one cycle

 Structural conflicts at the execution stage if some FPU or memory unit is not pipelined and takes more than one cycle

Structural conflicts at the write-back stage due to variable latencies of different function units

 Structural conflicts at the execution stage if some FPU or memory unit is not pipelined and takes more than one cycle

Structural conflicts at the write-back stage due to variable latencies of different function units


 Out-of-order write hazards due to variable latencies of different function units


 Structural conflicts at the execution stage if some FPU or memory unit is not pipelined and takes more than one cycle


Structural conflicts at the write-back stage due to variable latencies of different function units


 Out-of-order write hazards due to variable latencies of different function units

How to handle exceptions?













March 10, 2014








### Superscalar In-Order Pipeline




### Superscalar In-Order Pipeline



March 10, 2014

### Superscalar In-Order Pipeline



March 10, 2014

### Dependence Analysis:

Needed to Exploit Instruction-level Parallelism

Consider executing a sequence of

$$r_k \leftarrow (r_i) \text{ op } (r_j)$$

type of instructions

#### Consider executing a sequence of

$$r_k \leftarrow (r_i) \text{ op } (r_i)$$

type of instructions

#### Data-dependence

 $r_3 \leftarrow (r_1) \text{ op } (r_2)$  $r_5 \leftarrow (r_3) \text{ op } (r_4)$  Read-after-Write (RAW) hazard

March 10, 2014

Consider executing a sequence of

$$r_k \leftarrow (r_i) \text{ op } (r_i)$$

type of instructions

#### Data-dependence

```
r_3 \leftarrow (r_1) op (r_2) Read-after-Write r_5 \leftarrow (r_3) op (r_4) (RAW) hazard
```

#### Consider executing a sequence of

$$r_k \leftarrow (r_i) \text{ op } (r_i)$$

#### type of instructions

#### Data-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
  
 $r_5 \leftarrow (r_3) \text{ op } (r_4)$ 

Read-after-Write (RAW) hazard

#### Anti-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
  
 $r_1 \leftarrow (r_4) \text{ op } (r_5)$ 

Write-after-Read (WAR) hazard

#### Consider executing a sequence of

$$r_k \leftarrow (r_i) \text{ op } (r_i)$$

#### type of instructions

#### Data-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
  
 $r_5 \leftarrow (r_3) \text{ op } (r_4)$ 

Read-after-Write (RAW) hazard

#### Anti-dependence

$$r_3 \leftarrow (r_1)$$
 op  $(r_2)$  Write-after-Read  $r_1 \leftarrow (r_4)$  op  $(r_5)$  (WAR) hazard

#### Consider executing a sequence of

$$r_k \leftarrow (r_i) \text{ op } (r_i)$$

#### type of instructions

#### Data-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
  
 $r_5 \leftarrow (r_3) \text{ op } (r_4)$ 

Read-after-Write (RAW) hazard

#### Anti-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
  
 $r_1 \leftarrow (r_4) \text{ op } (r_5)$ 

Write-after-Read (WAR) hazard

#### Output-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
  
 $r_3 \leftarrow (r_6) \text{ op } (r_7)$ 

Write-after-Write (WAW) hazard

#### Consider executing a sequence of

$$r_k \leftarrow (r_i) \text{ op } (r_i)$$

#### type of instructions

#### Data-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
  
 $r_5 \leftarrow (r_3) \text{ op } (r_4)$ 

Read-after-Write (RAW) hazard

#### Anti-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
  
 $r_1 \leftarrow (r_4) \text{ op } (r_5)$ 

Write-after-Read (WAR) hazard

#### Output-dependence

$$(r_3 \leftarrow (r_1) \text{ op } (r_2))$$
  
 $(r_3 \leftarrow (r_6) \text{ op } (r_7))$ 

Write-after-Write (WAW) hazard

### **Detecting Data Hazards**

#### Range and Domain of instruction i

- R(i) = Registers (or other storage) modified by instruction i
- D(i) = Registers (or other storage) read by instruction i

## Detecting Data Hazards

#### Range and Domain of instruction i

- R(i) = Registers (or other storage) modified by instruction i
- D(i) = Registers (or other storage) read by instruction i

Suppose instruction j follows instruction i in the program order. Executing instruction j before the effect of instruction i has taken place can cause a

RAW hazard if  $R(i) \cap D(j) \neq \emptyset$ WAR hazard if  $D(i) \cap R(j) \neq \emptyset$ WAW hazard if  $R(i) \cap R(j) \neq \emptyset$ 

# Register vs. Memory Data Dependence

- Data hazards due to register operands can be determined at the decode stage but
- Data hazards due to memory operands can be determined only after computing the effective address

```
store M[(r1) + disp1] \leftarrow (r2)

load r3 \leftarrow M[(r4) + disp2]

Does (r1 + disp1) = (r4 + disp2)?
```


$I_1$	DIVD	f6,	f6,	†4
$I_2$	LD	f2,	45(r3	)
$I_3$	MULTD	f0,	f2,	f4
$I_4$	DIVD	f8,	f6,	f2
$I_5$	SUBD	f10,	fO,	f6
$I_6$	ADDD	f6,	f8,	f2

$I_1$	DIVD	f6,	f6,	f4
$I_2$	LD	f2,	45(r3	)
$I_3$	MULTD	f0,	f2,	f4
$I_{4}$	DIVD	f8,	f6,	f2
$I_5$	SUBD	f10,	f0,	f6
$I_6$	ADDD	f6,	f8,	f2


RAW Hazards

$I_1$	DIVD	f6,	f6,	f4
$I_2$	LD	f2,	45(r3	3)
$I_3$	MULTD	f0,	f2,	f4
$I_{4}$	DIVD	f8,	f6,	f2
$I_5$	SUBD	f10,	f0,	f6
$I_6$	ADDD	f6,	f8,	f2


RAW Hazards




RAW Hazards




RAW Hazards




RAW Hazards




RAW Hazards




RAW Hazards




RAW Hazards




RAW Hazards WAR Hazards




RAW Hazards WAR Hazards




RAW Hazards WAR Hazards





RAW Hazards WAR Hazards WAW Hazards



RAW Hazards WAR Hazards WAW Hazards







Valid orderings: in-order

 $I_2$ 

 $I_3$   $I_4$ 


 $I_5$ 

 $I_2$  $I_3$  $I_5$ 

out-of-order

out-of-order

March 10, 2014






in-order  $I_1$   $I_2$   $I_3$   $I_4$   $I_5$   $I_6$  out-of-order  $I_2$   $I_1$   $I_3$   $I_4$   $I_5$   $I_6$ 


out-of-order

 $I_3$  $I_5$ 

March 10, 2014







 $I_2$  $I_3$  $I_5$ 

March 10, 2014

## Out-of-order Completion In-order Issue

	$I_1$	DIVD			f6,	f6,	f4	Latency 4
	$I_2$	LD			f2,	45(r3)		1
	$I_3$	MULTD			f0,	f2,	f4	3
	$I_4$	DIVD			f8,	f6,	f2	4
	$I_5$	SUBD			f10,	f0,	f6	1
	$I_6$	ADDD			f6,	f8,	f2	1
in-orde	r comp		1	2				
out-of-	order co	тр	1	2				

## Out-of-order Completion In-order Issue

$I_1$	DIVD			f6,		f6,		f4			Lat	end 4	Cy	
$I_2$	LD			f2,		45(	r3)					1		
$I_3$	MULTD			f0,		f2,		f4				3		
$I_{\mathcal{4}}$	DIVD			f8,		f6,		f2				4		
$I_5$	SUBD			f10,		f0,		f6				1		
$I_6$	ADDD			f6,		f8,		f2				1		
in-order comp		1	2		<u>1</u>	<u>2</u>	3	4	<u>3</u>	5	<u>4</u>	6	<u>5</u>	<u>6</u>
out-of-order co	тр	1	2											

Latoncy

## Out-of-order Completion In-order Issue

$I_1$	DIVD			f	6,		f6,		f4				Lat	enc 4	:y	
$I_2$	LD			f	2,		45(	(r3)						1		
$I_3$	MULTD			f	0,		f2,		f4					3		
$I_{\mathcal{A}}$	DIVD			f	8,		f6,		f2					4		
$I_5$	SUBD			f	10,		f0,		f6					1		
$I_6$	ADDD			f	6,		f8,		f2					1		
in-order comp		1	2			<u>1</u>	<u>2</u>	3	4		<u>3</u>	5	<u>4</u>	6	<u>5</u>	<u>6</u>
out-of-order co	mp	1	2	<u>2</u>	3	<u>1</u>	4	<u>3</u>	5	<u>5</u>	<u>4</u>	6	<u>6</u>			

## Out-of-order Completion In-order Issue

$I_1$	DIVD			f	6,		f6,		f4				Lat	tend 4	Cy		
$I_2$	LD			f	2,		45(	(r3)						1			
$I_3$	MULTD			f	0,		f2,		f4					3			
$I_{\mathcal{4}}$	DIVD			f	8,		f6,		f2					4			
$I_5$	SUBD			f	10,		f0,		f6					1			
$I_6$	ADDD			f	6,		f8,		f2					1			
in-order comp		1	2			<u>1</u>	<u>2</u>	3	4		<u>3</u>	5	<u>4</u>	6	<u>5</u>	<u>6</u>	
out-of-order co	отр	1	2	<u>2</u>	3	<u>1</u>	4	<u>3</u>	5	<u>5</u>	<u>4</u>	6	<u>6</u>				

What problems can out-of-order comp cause?

## Out-of-order Completion In-order Issue

What problems can out-of-order comp cause?


	$I_1$	DIVD			f	6,		f6,		f4				Lat	tend 4	Cy		
	$I_2$	LD			f	2,		45(	(r3)						1			
	$I_3$	MULTD			f	0,		f2,		f4					3			
	$I_{\mathcal{4}}$	DIVD			f	8,		f6,		f2					4			
	$I_5$	SUBD			f	10,		f0,		f6					1			
	$I_6$	ADDD			f	6,		f8,		f2					1			
in-ordei	r comp		1	2			<u>1</u>	<u>2</u>	3	4		<u>3</u>	5	<u>4</u>	6	<u>5</u>	<u>6</u>	
out-of-d	order co	тр	1	2	<u>2</u>	3	<u>1</u>	4	<u>3</u>	5	<u>5</u>	<u>4</u>	6	<u>6</u>				

March 10, 2014 Sanchez & Emer

Data hazards

## Scoreboard: A Hardware Data Structure to Detect Hazards Dynamically

## Complex Pipeline



#### When is it Safe to Issue an Instruction?

- Approach: Stall issue until sure that issuing will cause no dependence problems...
- Suppose a data structure keeps track of all the instructions in all the functional units
- The following checks need to be made before the Issue stage can dispatch an instruction
  - Is the required function unit available?
  - Is the input data available? ⇒ RAW?
  - Is it safe to write the destination? ⇒ WAR? WAW?
  - Is there a structural conflict at the WB stage?

Keeps track of the status of Functional Units

Name	Busy	Op	Dest	Src1	Src2
Int					
Mem					
Add1					
Add2					
Add3					
Mult1					
Mult2					
Div					

Keeps track of the status of Functional Units

Name	Busy	Op	Dest	Src1	Src2
Int					_
Mem					
Add1					_
Add2					
Add3					
Mult1					
Mult2					
Div					

The instruction i at the Issue stage consults this table

FU available?

RAW?

WAR?

WAW?

Keeps track of the status of Functional Units

Name	Busy	C	)p	Dest	Src1	Src2
Int						_
<u>Mem</u>						
Add1						_
Add2						
Add3						
Mult1						
Mult2						
Div						

The instruction i at the Issue stage consults this table

FU available?

check the busy column

RAW?

WAR?

WAW?

Keeps track of the status of Functional Units

Name	Busy	Op	Dest	Src1	Src2	
Int						
Mem						
Add1						
Add2						
Add3						
Mult1						
Mult2						
Div						

The instruction i at the Issue stage consults this table

FU available?

check the busy column

RAW?

search the dest column for i's sources

WAR?

WAW?

Keeps track of the status of Functional Units

Name	Busy	Op	Dest	Src1	Src2
Int					_
Mem					
Add1					<del>-</del>
Add2					
Add3					
Mult1					
Mult2					
Div					

#### The instruction i at the Issue stage consults this table

FU available? check the busy column

RAW? search the dest column for i's sources

WAR? search the source columns for i's destination

WAW?

Keeps track of the status of Functional Units

Name	Busy	Op	Dest	Src1	Src2	_
Int						_
Mem						_
Add1						_
Add2						
Add3						
Mult1						
Mult2						_
Div						_

#### The instruction i at the Issue stage consults this table

FU available? check the busy column

RAW? search the dest column for i's sources

WAR? search the source columns for i's destination

WAW? search the dest column for i's destination

# Simplifying the Data Structure Assuming In-order Issue

- Suppose the instruction is not dispatched by the Issue stage
  - If a RAW hazard exists
  - or if the required FU is busy,
  - and if operands are latched by functional unit on issue

Can the dispatched instruction cause a WAR hazard?

WAW hazard?

# Simplifying the Data Structure Assuming In-order Issue

- Suppose the instruction is not dispatched by the Issue stage
  - If a RAW hazard exists
  - or if the required FU is busy,
  - and if operands are latched by functional unit on issue

#### Can the dispatched instruction cause a

WAR hazard?

NO: Operands read at issue

WAW hazard?

### Simplifying the Data Structure Assuming In-order Issue

- Suppose the instruction is not dispatched by the Issue stage
  - If a RAW hazard exists
  - or if the required FU is busy,
  - and if operands are latched by functional unit on issue

#### Can the dispatched instruction cause a

WAR hazard?

NO: Operands read at issue

WAW hazard?

YES: Out-of-order completion

#### Simplifying the Data Structure ...

- No WAR hazard
  - $\Rightarrow$  no need to keep *src1* and *src2*
- The Issue stage does not dispatch an instruction in case of a WAW hazard
  - ⇒ a register name can occur at most once in the dest column
- WP[reg#]: a bit-vector to record the registers for which writes are pending
  - These bits are set to true by the Issue stage and set to false by the WB stage
  - ⇒Each pipeline stage in the FU's must carry the dest field and a flag to indicate if it is valid "the (we, ws) pair"

```
Busy[FU#]: a bit-vector to indicate FU's availability.

(FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.
```

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set to true by the Issue stage and set to false by the WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) to dispatch

FU available? RAW? WAR? WAW?

```
Busy[FU#]: a bit-vector to indicate FU's availability.

(FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.
```

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set to true by the Issue stage and set to false by the WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) to dispatch

```
FU available? Busy[FU#] RAW?
```

WAR?

WAW?

```
Busy[FU#]: a bit-vector to indicate FU's availability.

(FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.
```

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set to true by the Issue stage and set to false by the WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) to dispatch

FU available? Busy[FU#] RAW? WP[src1] or WP[src2]

WAR?

WAW?

```
Busy[FU#]: a bit-vector to indicate FU's availability.

(FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.
```

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set to true by the Issue stage and set to false by the WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) to dispatch

FU available? Busy[FU#]

RAW? WP[src1] or WP[src2]

WAR? cannot arise

WAW?

Busy[FU#]: a bit-vector to indicate FU's availability.

(FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set to true by the Issue stage and set to false by the WB stage


Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) to dispatch


FU available? Busy[FU#]


RAW? WP[src1] or WP[src2]


WAR? cannot arise

WAW? WP[dest]









Sanchez & Emer

		ional U Add(1)					WB	Registers Reserved for Writes —		
$t0 \frac{I_1}{I_2}$	f2				f6					f6 f6, f2
t2 t3 I <sub>3</sub>			fO				f6	f6	f2	f6, f2 <u>I</u> <sub>2</sub> f6, f0
$I_1$	DIVE	)		f6,	<u> </u>	f6			f4	
$egin{array}{c} I_1 \ I_2 \ I_3 \ I_4 \end{array}$	LD MUL <sup>-</sup> DIV[			f2, f0, f8,		45 f2 f6	, ,		f4 f2	
$I_5$ larch $I_0$ , 2014	SUBI ADD			f10, f6,		f0, f8,			f6 f2	Sanchez & Eme

_		ional U Add(1)						WB	Registers Reserved for Writes —		
t0 <u>I</u> 1						f6					f6
t <u>1</u>	f2						f6				f6, f2
t2								f6		f2	f6, f2 <u>I</u> 2
$t\overline{3}$ $I_3$			fO						f6		<b>f6</b> , <b>f</b> 0
t4				f0						f6	f6, f0 <u>I</u> 1
_											
I.	DIVE	)		f6,	•		f6			f4	
$egin{array}{c} I_1 \ I_2 \ I_3 \end{array}$	LD			f2,			45	, (r3	3)	•	
$I_3^2$	MUL	TD	f0,				f2	_		f4	
$I_4$	DIVI			f8,			f6			f2	
$I_5$	SUB		f10,			•				f6	
larch $^{1}$ f0, 2014	ADD	U		f6,			f8	•		f2	Sanchez & Eme

	Funct	tional U	nit	S	tat	us	j				Registers Reserved
	Int(1)	Add(1)	I M	ult	(3)	}	Diν	<b>/(</b> 4	)	WB	for Writes —
t0 I <sub>1</sub>						f6					f6
$t\overline{1} I_2$							f6				f6, f2
t2								f6		f2	f6, f2 <u>I</u> <sub>2</sub>
$t\overline{3}$ $I_3$			fO						f6		f6, f0
t4				f0	1					f6	f6, f0 <u>I</u> <sub>1</sub>
t 5 I <sub>4</sub>					fO	f8					f0, f8
$I_{1}$	DIVE	)		f6	),		f6	,		f4	
$egin{array}{c} I_1 \ I_2 \end{array}$	LD						45	, 5(r3	3)		
$I_3$	MUL				,			,		f4	
$I_{\mathcal{A}}$	DIVI				•		f6,				
$I_5$	SUB ADD			f6	0,		f0, f8,	•		f6 f2	
March $^{I}$ f0, 201	.4			10	,		10,	,		12	Sanchez & Emer

		ional U				Registers Reserved					
	Int(1)	Add(1)	IM	ult	(3)		Diν	/(4 	)	WB	for Writes —
t0 <i>I</i> <sub>1</sub>						f6					f6
$t1 I_2$	f2						f6				f6, f2
t2								f6		f2	f6, f2 <u>I</u> 2
$t\overline{3}$ $I_3$			fO						f6		f6, f0
t <u>4</u>				f0						f6	f6, f0 $\underline{I}_1$
t5 I <sub>4</sub>					f0	f8					f0, f8
t6							f8			f0	f0, f8 $\underline{I}_3$
$I_1$	DIVE			,	f6,				f4		
$egin{array}{c} I_1 \ I_2 \ I_3 \ I_4 \end{array}$	LD MUL			<i>I</i>		45 f2	5(r3	3)	f4		
$I_4$		DIVD			/ /						
$I_5$	SUBD			f10,			fO,			f6	
March $\stackrel{I}{1}$ 0, 2014				f6	,		f8	,		f2	Sanchez & Eme

Sanchez & Emer

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Registers Reserved				Funct								
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		for Writes	<b>I</b> WB	)	<b>/</b> (4	Div	)	(3)	lult	ΙM	Add(1)	Int(1)		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	_	f6					f6						$I_1$	tO
t3 I <sub>3</sub> f0 f6 f6, f0 t4 f6 f6, f0	<u>.</u>	f6, f2				f6						f2	$I_2$	t <u>1</u>
t4 f0 f6 f6, f0 <u>I</u> 1			f2		f6									
				f6						f0			$I_3$	
+5 7			f6						f0					
		f0, f8					f8	f0					$I_4$	t <u>5</u>
t6 f8 f0 f0, f8 <u>I</u> <sub>3</sub>			f0			f8								
t7 I <sub>5</sub> f10 f8 f8, f10		f8, f10			f8						f10		$I_5$	t <u>7</u>
														_
$I_1$ DIVD f6, f6, f4			f4		,	f6		,	f6		)	DIV		$I_1$
$I_2$ LD f2, 45(r3)			C 4	3)	_									$I_2$
$I_3$ MULTD f0, f2, f4 $I_4$ DIVD f8, f6, f2								•						1 <sub>3</sub>
$I_4$ DIVD f8, f6, f2 $I_5$ SUBD f10, f0, f6					•			f8, f10.						$\stackrel{{}_{\scriptstyle oldsymbol{I}_4}}{I_{\scriptscriptstyle oldsymbol{arGamma}}}$
$I_{\text{arch } f0, 2014}$ ADDD f6, f8, f2	<b>-</b> 0. E	Canaha			•			•					201.	_


	Funct	ional U	nit	St	tat	us				Registers Reserve	ed				
	Int(1)	Add(1)	M	ult	(3)		Diν	<b>/</b> (4	)	WB	for Writes -				
t0 I <sub>1</sub>						f6	5				f6				
$t_1 I_2$	f2						f6				f6, f2				
t2								f6		f2	I B I	. <u>2                                   </u>			
$t\overline{3}$ $I_3$			fO						f6		<b>f6</b> , <b>f</b> 0				
t4				f0						f6	181	. <u>1                                   </u>			
t5 <i>I</i> <sub>4</sub>					f0	f8					f0, <del>f</del> 8				
t6							f8			f0	181	.3			
t7 <i>I</i> <sub>5</sub>		f10						f8			f8, f10				
t8									f8	f10	f8, f10 <u>1</u>	.5			
$I_1$	DIVE			f6	,		f6	,		f4					
$egin{array}{c} I_2 \ I_3 \end{array}$	LD			f2,				5(r3	3)						
$I_3$	MUL		f0,				f2			f4					
$I_4 \ I_5$	DIVI SUB			f8 f1	•		<mark>f6,</mark> f0,			f2 f6					
$I_{1}^{I_{5}}$ larch $I_{1}^{I_{6}}$ 0, 2014					f10, f6,		f8,		,						
iarch <b>r</b> u, 2014	4			†6,				-			S	Sanchez & Em			


	Funct	ional U	nit	St	tat	us				Registers Reserved	
	Int(1)	Add(1)	I	ult	(3)	)	Div	<b>′</b> (4	)	WB	for Writes —
t0 <i>I</i>	1					f6					f6
	<sub>2</sub> <b>f2</b>						f6				f6, f2
t2								f6		f2	f6, f2 <u>I</u> 2
t <u>3</u> I	3		f0						f6		f6, f0
t4				f0						f6	f6, f0 $\underline{I}_1$
t <u>5</u>	4				fO	f8					f0, f8
t <u>6</u>							f8			f0	f0, f8 $\underline{I}_3$
t7 <i>I</i>	5	f10						f8			f8, f10
t8									f8	f10	f8, f10 <u>I</u> 5
t <u>9</u>										f8	f8 <u>I</u> <sub>4</sub>
$egin{array}{c} I_1 \ I_2 \end{array}$	DIVI	DIVD					f6			f4	
$I_2$	LD	TD			,			(r3	3)	<i>E</i> 1	
$egin{array}{c} I_3 \ I_4 \end{array}$		MULTD f					f2	•		f4	
$I_5$		DIVD SUBD			f8, f10.						
$I_{\text{arch}}^{I_{0}}$	ADD	ADDD			f6,			f0, f8,			Sanchez & Emer
archi 10, 20	717	ADDD									Sanchez & Elliel

	Funct	ional U	nit	S	tat	us	Registers Reserved				
	Int(1)	Add(1)	Mult(3) Div(4)							WB	for Writes —
$t\overline{0}$ $I_1$						f6					f6
$t\overline{1}$ $I_2$	f2						f6				f6, f2
t2								f6		f2	f6, f2 <u>I</u> 2
$t\overline{3}$ $I_3$	}		fO						f6		f6, f0
t4				f0						f6	f6, f0 $\underline{I}_1$
t 5 I 4	!				f0	f8					f0, f8
t6							f8			f0	f0, f8 $\underline{I}_3$
$t7 I_{5}$	7	f10						f8			f8, f10
t8									f8	f10	f8, f10 $\underline{I}_5$
t <u>9</u>										f8	f8 <u>I</u> <sub>4</sub>
t10 I <sub>6</sub>		f6									f6
$I_{1}$	DIVE		f6,				f6	,		f4	
$egin{array}{c} I_1 \ I_2 \ I_3 \end{array}$	LD			f2	-			s(r)	3)	_	
	MUL		f0,				f2			f4	
$egin{array}{c} I_4 \ I_5 \end{array}$	DIVI SUB				8,		f6,			f2 f6	
$I_{5}$ arch $I_{0}$ , 20				f10, f6,			f0, f8,			f2	
arch <b>1</b> 0, 20	14				f6,			,			Sanchez & Em


Sanchez & Emer

		ional U						\\/D	Registers Reserved			
	1nt(1)	Add(1)	l M	uit	(3)		עוט	<u>'(4</u>	)	WB	for Writes –	_
t0 <i>I</i> <sub>1</sub>						f6					f6	
$t\overline{1} I_2$	f2						f6				f6, f2	
t <u>2</u>								f6		f2	f6, f2 <u>I</u> 2	
$t\overline{3}$ $I_3$			fO						f6		f6, f0	
t4				f0						f6	f6, f0 <u>I</u> 1	
t5 I <sub>4</sub>					fO	f8					f0, f8	
t <del>6</del>							f8			f0	f0, f8 $\underline{I}_3$	
t7 <i>I</i> <sub>5</sub>		f10						f8			f8, f10	
t8									f8	f10	f8, f10 <u>I</u> 5	
t <u>9</u>										f8	f8 <u>I</u> <sub>4</sub>	
t10 <i>I</i> <sub>6</sub>		f6									f6	
t1 <u>1</u>										f6	f6 <u>I</u> <sub>6</sub>	
$I_1$	DIVE	)		f6,			f6	,		f4		
$egin{array}{c} I_2 \ I_3 \end{array}$	LD			f2,				r3	3)			
$I_3$	MUL			f0,			f2	•		f4		
$I_{\mathcal{A}}$	DIVI				<i>'</i>		f6	•		f2		
$I_5$	SUB			f10,				f0,		f6		
larch $^{I}$ f0, 201 $^{\prime}$	4 ADD	D		f6,		f8,		,		f2	Sanchez & E	m







 L10 (Today): Complex pipes w/ in-order issue




- L10 (Today): Complex pipes w/ in-order issue
- L11: Out-of-order exec & renaming



- L10 (Today): Complex pipes w/ in-order issue
- L11: Out-of-order exec & renaming
- L12: Branch prediction



- L10 (Today): Complex pipes w/ in-order issue
- L11: Out-of-order exec & renaming
- L12: Branch prediction
- L13: Speculative execution and recovery



- L10 (Today): Complex pipes w/ in-order issue
- L11: Out-of-order exec & renaming
- L12: Branch prediction
- L13: Speculative execution and recovery
- L14: Advanced Memory Ops