Complex Pipelining: Out-of-Order Execution, Register Renaming and Exceptions

Daniel Sanchez Computer Science and Artificial Intelligence Laboratory M.I.T.

http://www.csg.csail.mit.edu/6.823

CDC 6600-style Scoreboard


Instructions are issued in order; An instruction is issued only if

- It cannot cause a RAW hazard
 - ⇒if operands are read immediately then no need to remember sources of instructions in the execute phases
- It cannot cause a WAW hazard
 - ⇒There can be at most instruction in the execute phase that can write in a particular register



Busy[FU#]: Indicates FU's availability These bits are hardwired to FU's.


WP[reg#]: Records if a write is pending
for a register
 Set to true by the Issue stage and
 set to false by the WB stage



Reminder: Scoreboard Dynamics

Issue time		Functional Unit Status Int(1) Add(1) Mult(3) Div(4)					Div	′(4)	WB	WP WB	
t0 I1						f6					f6	
t1 <i>I</i> ₂	f2						f6				<mark>f6</mark> , f2	
t2								f6		f2	f6, f2 <u>I</u> 2	
t3 <i>I</i> 3			fO						f6		<mark>f6</mark> , f0	
t4				fO						f6	f6, f0 <u>I</u> 1	
t5 <i>I</i> 4					f0	f8					f0, <mark>f8</mark>	
t <mark>6</mark>							f8			f0	f0, f8 <u>I</u> ₃	
t7 <i>I</i> ₅		f10						f8			<mark>f8</mark> , f10	
t8									f8	f10	f8, f10 <u>I</u> 5	
t9										f 8	f8 <u>I</u> ₄	
t10 I ₆		f6									f6	
t11										f6	f6 <u>I</u> ₆	
I_1 I_2 I_3 I_4 I_5 I_6 March 12, 2014	DIVE LD MUL ⁻ DIVE SUBI ADD	TD) D			, , , 0,		f6, 45 f2, f6, f0, f8,	(r3	-	f4 f2 f6 f2	Issue checks: WP[dest]? WP[src1] or WP[src2]? Busy[FU#]? Sanchez & Eme	


In-Order Issue Limitations: an example



In-order restriction prevents instruction 4 from being dispatched

Out-of-Order Issue


How can we address the delay caused by a RAW dependence associated with the next in-order instruction?



Find something else to do!

- Issue stage buffer holds multiple instructions waiting to issue.
- Decode adds next instruction to buffer if there is space and the instruction does not cause a WAR or WAW hazard.
- Can issue any instruction in buffer whose RAW hazards are satisfied (for now at most one dispatch per cycle). A writeback (WB) may enable more instructions.

In-Order Issue Limitations: an example



Out-of-order execution did not allow any significant improvement!

March 12, 2014

Sanchez & Emer

Instruction-level Parallelism via Renaming

1	LD	F2,	34(R2	2)	<i>latency</i> 1	
2	LD	F4,	45(R3	3)	long	
3	MULTD	F6,	F4,	F2	3	4 3
4	SUBD	F8,	F2,	F2	1	
5	DIVD	F4',	F2,	F8	4	5
6	ADDD	F10,	F6,	F4'	1	6
In-order: Out-of-order:		1 (2, <u>1</u>) . 1 (2, <u>1</u>) 4 <u>4</u>			4 <u>4</u> <u>3</u> 5 . 3, <u>5) 3</u> 6 <u>6</u>	<u>5</u> 6 <u>6</u>

Renaming eliminates WAR and WAW hazards (renaming \Rightarrow additional storage)


How many Instructions can be in the pipeline

Which feature of an ISA limits the number of instructions in the pipeline?

Out-of-order dispatch by itself does not provide any significant performance improvement !

Little's Law

Throughput (T) = Number in Flight (N) / Latency (L)



Example:

4 floating point registers 8 cycles per floating point operation

 \Rightarrow 1/2 issues per cycle!

Overcoming the Lack of Register Names


Floating Point pipelines often cannot be kept filled with small number of registers.

IBM 360 had only 4 Floating Point Registers

Can a microarchitecture use more registers than specified by the ISA without loss of ISA compatibility ?

Yes, Robert Tomasulo of IBM suggested an ingenious solution in 1967 based on on-the-fly *register renaming*

Register Renaming




 Decode does register renaming and adds instructions to the issue stage reorder buffer (ROB)

 \Rightarrow renaming makes WAR or WAW hazards impossible

• Any instruction in ROB whose RAW hazards have been satisfied can be dispatched.

 \Rightarrow Out-of-order or dataflow execution


Dataflow execution



Instruction slot is candidate for execution when:

- •It holds a valid instruction ("use" bit is set)
- •It has not already started execution ("exec" bit is clear)
- Both operands are available (p1 and p2 are set)


Renaming & Out-of-order Issue



1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4


- When are names in sources replaced by data? Whenever an FU produces data
- When can a name be reused? Whenever an instruction completes

Data-Driven Execution



- Instruction template (i.e., tag t) is allocated by the Decode stage, which also stores the tag in the reg file
- When an instruction completes, its tag is deallocated


Simplifying Allocation/Deallocation



Instruction buffer is managed circularly

- •"exec" bit is set when instruction begins execution
- •When an instruction completes its "use" bit is marked free
- ptr₂ is incremented only if the "use" bit is marked free

IBM 360/91 Floating Point Unit R. M. Tomasulo, 1967



March 12, 2014

Sanchez & Emer

L11-17

Effectiveness?

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until midnineties.

Why?

- 1. Effective on a very small class of programs
- 2. Did not address the memory latency problem which turned out be a much bigger issue than FU latency
- 3. Made exceptions imprecise

One more problem needed to be solved

Control transfers

More on this in the next lecture

Exceptions are relatively unlikely events that need special processing, but where adding explicit control flow instructions is not desired, e.g., divide by 0, page fault

Exceptions can be viewed as an implicit conditional subroutine call that is inserted between two instructions.

Therefore, it must appear as if the exception is taken between two instructions (say I_i and I_{i+1})

- the effect of all instructions up to and including I_i is complete
- no effect of any instruction after I_i has taken place

The handler either aborts the program or restarts it at I_{i+1} .

Effect on Exceptions Out-of-order Completion

	$I_1 \\ I_2 \\ I_3 \\ I_4 \\ I_5 \\ I_6$	DIVD LD MULT DIVD SUBD ADDI	D		f6, f2, f0, f8, f10, f6,	f6, 45(1 f2, f6, f0, f8,	f4 r3) f4 f2 f6 f2			
out-of-orde	er comp	b 1	2	<u>2</u>	3 <u>1</u>	4 <u>3</u>	5 <u>5</u>			
Consider ex	ceptio	ns _			re	store f.	2	re	stoi	re f10

Precise exceptions are difficult to implement at high speed - want to start execution of later instructions before exception checks finished on earlier instructions

March 12, 2014

Sanchez & Emer

Exceptions

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:


• Stall	Νο
Bypass	No
• Find something else to do	No
Change the architecture	Sometimes: Alpha, Multiflow
• Speculate!	Most common approach!


• How can we handle rollback on mis-speculation

Delay state update until commit on speculated instructions

• Note: earlier exceptions must override later ones

Phases of Instruction Execution






Hold exception flags in pipeline until commit point (M stage)

- •If exception at commit:
 - update Cause/EPC registers
 - kill all stages
 - fetch at handler PC

Inject external interrupts at commit point


In-Order Commit for Precise Exceptions



- Instructions fetched and decoded into instruction reorder buffer in-order
- Execution is out-of-order (\Rightarrow out-of-order completion)
- *Commit* (write-back to architectural state, i.e., regfile & memory, is in-order

Temporary storage needed to hold results before commit (shadow registers and store buffers)


Extensions for Precise Exceptions



Reorder buffer

- add <pd, dest, data, cause> fields in the instruction template
- commit instructions to reg file and memory in program order ⇒ buffers can be maintained circularly
- on exception, clear reorder buffer by resetting ptr₁=ptr₂ (stores must wait for commit before updating memory)

Rollback and Renaming




Register file does not contain renaming tags any more. How does the decode stage find the tag of a source register? Search the "dest" field in the reorder buffer

March 12, 2014

Sanchez & Emer

Renaming Table



Renaming table is a cache to speed up register name lookup. It needs to be cleared after each exception taken. When else are valid bits cleared? *Control transfers*

March 12, 2014

Sanchez & Emer


Physical Register Files

- Reorder buffers are space inefficient a data value may be stored in multiple places in the reorder buffer
- idea keep all data values in a physical register file
 - Tag represents the name of the data value and name of the physical register that holds it
 - Reorder buffer contains only tags

Thus, 64 data values may be replaced by 8-bit tags for a 256 element physical register file

More on this in later lectures ...

Branch Penalty



March 12, 2014

Sanchez & Emer