

#### **Branch Prediction**

#### *Joel Emer* Computer Science and Artificial Intelligence Laboratory M.I.T.

### **Branch Prediction Championship**

The Journal of Instruction-Level Parallelism

4<sup>th</sup> JILP Workshop on Computer Architecture Competitions (JWAC-4):

#### **Championship Branch Prediction (CBP-4)**

in conjunction with: ISCA-41 <u>http://cag.engr.uconn.edu/isca2014/</u>



The workshop on computer architecture competitions is a forum for holding competitions to evaluate computer architecture research topics. The fourth JWAC workshop is organized around a competition for branch prediction algorithms. The Championship Branch Prediction (CBP) invites contestants to submit their branch prediction code to participate in this competition. Contestants will be given a fixed storage budget to implement their best predictors on a common evaluation framework provided by the organizing committee.

#### Objective

The goal for this competition is to compare different branch prediction algorithms in a common framework. Predictors will be evaluated for conditional branches. Predictors must be implemented within a fixed storage budget as specified in the competition rules. The simple and transparent evaluation process enables dissemination of results and techniques to the larger computer architecture community and allows independent verification of results.

#### Prizes

The championship will have three tracks, each designing conditional branch predictior with different storage budgets: 4KB, 32KB, and unlimited size. In each category an additional budget of 1024 bits is allowed (for tracking global history for example). The top performer for each track will receive a trophy commemorating his/her triumph (OR some other prize to be determined later). Top submissions will be invited to present at the workshop, when results will be announced. All source code, write-ups and performance results will be made publicly available through the JWAC-4 website.

# Phases of Instruction Execution



March 17, 2014

http://www.csg.csail.mit.edu/6.823

# **Control Flow Penalty**



March 17, 2014

http://www.csg.csail.mit.edu/6.823

#### Average Run-Length between Branches

Average dynamic instruction mix from SPEC92:

|          | SPECint92 | SPECfp92 |
|----------|-----------|----------|
| ALU      | 39 %      | 13 %     |
| FPU Add  |           | 20 %     |
| FPU Mult |           | 13 %     |
| load     | 26 %      | 23 %     |
| store    | 9 %       | 9 %      |
| branch   | 16 %      | 8 %      |
| other    | 10 %      | 12 %     |

SPECint92: *compress, eqntott, espresso, gcc , li* SPECfp92: *doduc, ear, hydro2d, mdijdp2, su2cor* 

What is the average *run length* between branches

### MIPS Branches and Jumps

Each instruction fetch depends on one or two pieces of information from the preceding instruction:

Is the preceding instruction a taken branch?
 If so, what is the target address?

| Instruction | Taken known?       | Target known?      |
|-------------|--------------------|--------------------|
| J           | After Inst. Decode | After Inst. Decode |
| JR          | After Inst. Decode | After Reg. Fetch   |
| BEQZ/BNEZ   | After Reg. Fetch*  | After Inst. Decode |

\*Assuming zero detect on register read

# **Realistic Branch Penalties**

UltraSPARC-III instruction fetch pipeline stages (in-order issue, 4-way superscalar, 750MHz, 2000)



L12-7

# Reducing Control Flow Penalty

#### Software solutions

- *Eliminate branches loop unrolling* Increases the run length
- Reduce resolution time instruction scheduling Compute the branch condition as early as possible (of limited value)

#### Hardware solutions

- Find something else to do architecturally
  - delay slots replace pipeline bubbles with useful work (requires software cooperation)
- Speculate branch prediction
   Speculative execution of instructions beyond the branch

#### **Branch Prediction**

*Motivation:* 

Branch penalties limit performance of deeply pipelined processors

Modern branch predictors have high accuracy (>95%) and can reduce branch penalties significantly

Required hardware support:

Prediction structures:

• Branch history tables, branch target buffers, etc.

*Mispredict recovery mechanisms:* 

- Keep result computation separate from commit
- Kill instructions following branch in pipeline
- Restore state to state following branch

#### Static Branch Prediction

Overall probability a branch is taken is ~60-70% but:



ISA can attach preferred direction semantics to branches, e.g., Motorola MC88110 bne0 (preferred taken) beq0 (not taken)

ISA can allow arbitrary choice of statically predicted direction, e.g., HP PA-RISC, Intel IA-64 typically reported as ~80% accurate

## **Dynamic Prediction**



#### Predictor Primitive Emer & Gloy, 1997

- Indexed table holding values
- Operations

   Predict
   Update

   Update
- Algebraic notation

#### Prediction = P[Width, Depth](Index; Update)

March 17, 2014

http://www.csg.csail.mit.edu/6.823

Sanchez & Emer

L12-12

#### Dynamic Branch Prediction learning based on past behavior

#### Temporal correlation

The way a branch resolves may be a good predictor of the way it will resolve at the next execution

#### Spatial correlation

Several branches may resolve in a highly correlated manner (a preferred path of execution)

#### **One-bit Predictor**

Simple temporal prediction

![](_page_13_Figure_2.jpeg)

#### A21064(PC; T) = P[ 1, 2K ](PC; T)

#### What happens on loop branches?

At best, mispredicts twice for every use of loop.

March 17, 2014

http://www.csg.csail.mit.edu/6.823

### **Branch Prediction Bits**

- Assume 2 BP bits per instruction
- Use saturating counter

| <ul><li>← On taken</li><li>On ¬taken →</li></ul> |             | 1 | 1 | Strongly taken |
|--|-------------|---|---|----------------|
|  | <b>↑</b> On | 1 | 0 | Weakly taken   |
|  | taker       | 0 | 1 | Weakly ¬taken  |
|  |             | 0 | 0 | Strongly taken |

#### Two-bit Predictor Smith, 1981

![](_page_15_Figure_1.jpeg)

Counter[W,D](I; T) = P[W, D](I; if T then P+1 else P-1) A21164(PC; T) = MSB(Counter[2, 2K](PC; T))

# **Branch History Table**

![](_page_16_Figure_1.jpeg)

4K-entry BHT, 2 bits/entry, ~80-90% correct predictions

http://www.csg.csail.mit.edu/6.823

#### Exploiting Spatial Correlation Yeh and Patt, 1992

If first condition false, second condition also false

*History register,* H, records the direction of the last N branches executed by the processor

#### History Register

![](_page_18_Figure_1.jpeg)

History(PC, T) = P(PC; P || T)

March 17, 2014

http://www.csg.csail.mit.edu/6.823

# **Global History**

![](_page_19_Figure_1.jpeg)

GHist(;T) = MSB(Counter(History(0, T); T))

Ind-Ghist(PC;T) = MSB(Counter(PC || Hist(GHist(;T);T)))

Can we take advantage of a pattern at a particular PC?

March 17, 2014

http://www.csg.csail.mit.edu/6.823

# Local History

![](_page_20_Figure_1.jpeg)

LHist(PC, T) = MSB(Counter(History(PC; T); T))

Can we take advantage of the global pattern at a particular PC?

March 17, 2014

http://www.csg.csail.mit.edu/6.823

#### **Two-level Predictor**

![](_page_21_Figure_1.jpeg)

2Level(PC, T) = MSB(Counter(History(0; T)||PC; T))

http://www.csg.csail.mit.edu/6.823

#### **Two-Level Branch Predictor**

Pentium Pro uses the result from the last two branches to select one of the four sets of BHT bits (~95% correct)

L12-23

![](_page_22_Figure_2.jpeg)

March 17, 2014

# **Choosing Predictors**

![](_page_23_Figure_1.jpeg)

#### Tournament Branch Predictor (Alpha 21264)

![](_page_24_Figure_1.jpeg)

- Choice predictor learns whether best to use local or global branch history in predicting next branch
- Global history is speculatively updated but restored on mispredict
- Claim 90-100% success on range of applications

March 17, 2014

#### TAGE predictor Seznec & Michaud, 2006

![](_page_25_Figure_1.jpeg)

# **TAGE** component

![](_page_26_Figure_1.jpeg)

### TAGE predictor component

#### TAGE[L](PC, NEXT; T) =

idx = hash(PC, GHIST[L](;T))
tag = hash(PC, GHIST[L](;T))

TAGE.U = SA(idx, tag; ((TAGE == T) && (NEXT != T))?1:SA) TAGE.Counter = SA(idx, tag; T?SA+1:SA-1)

use\_me = TAGE.U && isStrong(TAGE.Counter)
TAGE = use\_me?MSB(TAGE.Counter):NEXT

Notes:

SA is a 'set associative' structure SA allocation occurs on mispredict (not shown) TAGE.U cleared on global counter saturation

# Limitations of branch predictors

Only predicts branch direction. Therefore, cannot redirect fetch stream until after branch target is determined.

![](_page_28_Figure_2.jpeg)

UltraSPARC-III fetch pipeline

# Branch Target Buffer (untagged)

![](_page_29_Figure_1.jpeg)

BP bits are stored with the predicted target address.

IF stage: If (BP=taken) then nPC=target else nPC=PC+4 later: check prediction, if wrong then kill the instruction and update BTB & BPb else update BPb

March 17, 2014

http://www.csg.csail.mit.edu/6.823

# Address Collisions

![](_page_30_Figure_1.jpeg)

 $\Rightarrow$  kill PC=236 and fetch PC=1032

*Is this a common occurrence? Can we avoid these bubbles?* 

March 17, 2014

http://www.csg.csail.mit.edu/6.823

BTB contains useful information for branch and jump instructions only  $\Rightarrow$  Do not update it for other instructions

For all other instructions the next PC is (PC)+4 !

How to achieve this effect without decoding the instruction?

http://www.csg.csail.mit.edu/6.823

L12-32

# Branch Target Buffer (tagged)

![](_page_32_Figure_1.jpeg)

- Keep both the branch PC and target PC in the BTB
- PC+4 is fetched if match fails
- Only *taken* branches and jumps held in BTB
- Next PC determined before branch fetched and decoded

March 17, 2014

http://www.csg.csail.mit.edu/6.823

# Consulting BTB Before Decoding

![](_page_33_Figure_1.jpeg)

- The match for PC=1028 fails and 1028+4 is fetched
   ⇒ eliminates false predictions after ALU instructions
- BTB contains entries only for control transfer instructions
   ⇒ more room to store branch targets

March 17, 2014

http://www.csg.csail.mit.edu/6.823

# Combining BTB and BHT

- BTB entries are considerably more expensive than BHT, but can redirect fetches at earlier stage in pipeline and can accelerate indirect branches (JR)
- BHT can hold many more entries and is more accurate

![](_page_34_Figure_3.jpeg)

BTB/BHT only updated after branch resolves in E stageMarch 17, 2014http://www.csg.csail.mit.edu/6.823Sanchez & Emer

#### Line Prediction (Alpha 21[234]64)

• For superscalar useful to predict next cache line(s) to fetch

![](_page_35_Figure_2.jpeg)

- Line Predictor predicts line to fetch each cycle (tight loop)
  - Untagged BTB structure Why?
  - 21464 was to predict 2 lines per cycle
- Icache fetches block, and predictors improve target prediction
- PC Calc checks accuracy of line prediction(s)

March 17, 2014

http://www.csg.csail.mit.edu/6.823

# Uses of Jump Register (JR)

• Switch statements (jump to address of matching case)

BTB works well if same case used repeatedly

• Dynamic function call (jump to run-time function address)

BTB works well if same function usually called, (e.g., in C++ programming, when objects have same type in virtual function call)

Subroutine returns (jump to return address)
 BTB works well if usually return to the same place
 ⇒ Often one function called from many distinct call sites!

How well does BTB work for each of these cases?

March 17, 2014

# Subroutine Return Stack

Small structure to accelerate JR for subroutine returns, typically much more accurate than BTBs.

![](_page_37_Figure_2.jpeg)

fc() { fd(); }

Push call address when function call executed

*Pop return address when subroutine return decoded* 

![](_page_37_Figure_6.jpeg)

*k entries (typically k=8-16)* 

# Overview of branch prediction

![](_page_38_Figure_1.jpeg)

![](_page_39_Picture_0.jpeg)

#### Thank you !