# 6.823 SPring15 Quiz 1 Review (L01-L05)

**Hsin-Jung Yang** 



- Accumulator based
- Absolute addressing of memory
  - No index registers
- Use self-modifying code for indirect accesses and subroutine calls



• A simplified version of EDSAC instruction set

Opcode	Description
ADD n	Accum $\leftarrow$ Accum + M[n]
SUB <i>n</i>	Accum $\leftarrow$ Accum - M[n]
LD n	Accum $\leftarrow M[n]$
ST n	$M[n] \leftarrow Accum$
CLEAR	Accum $\leftarrow 0$
OR n	Accum $\leftarrow$ Accum   M[n]
AND <i>n</i>	Accum $\leftarrow$ Accum & M[n]
SHIFTR <i>n</i>	Accum $\leftarrow$ Accum shiftr <i>n</i>
SHIFTL <i>n</i>	Accum $\leftarrow$ Accum shiftl <i>n</i>
BGE n	If Accum $\geq 0$ then PC $\leftarrow n$
BLT n	If Accum < 0 then $PC \leftarrow n$
END	Halt machine

# **Programming with EDSACjr**

$C_i \leftarrow A_i +$	$B_i$ , $1 \le i \le n$	LOOP	LD	Ν
			BGE	DONE
A			ADD	ONE
			ST	Ν
		F1	LD	А
В		F2	ADD	В
		F3	ST	С
			LD	F1
C			ADD	ONE
C			ST	F1
			LD	F2
<b>.</b> .	-n		ADD	ONE
N	1		ST	F2
ONE			LD	F3
			ADD	ONE
			ST	F3
code			CLEAR	
_			BGE	LOOP
		DONE	END	

# **Programming with EDSACjr**

• Subroutine call in EDSACjr



## **MIPS 5-Stage Pipeline**



### • Structural Hazard

 An instruction in the pipeline may need a resource being used by another instruction in the pipeline

#### Data Hazard

An instruction's read depends on the data produced by an earlier instruction

### Control Hazard

Next PC calculation depends on the instructions in the pipeline (branches, exceptions)

### • Structural Hazard

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline
- Ex: Princeton-style architecture
- Solution: Stall

### Data Hazard

- An instruction's read depends on the data produced by an earlier instruction
- EX: read-after-write (RAW) data hazard

- Solution: stall or bypass

### **Resolving Data Hazards By Stalling**



### **Resolving Data Hazards By Stalling**



$$(rs_{D} = ws_{E}) \cdot we_{E} + (rs_{D} = ws_{M}) \cdot we_{M} + (rs_{D} = ws_{W}) \cdot we_{W}) \cdot re1_{D} + ((rt_{D} = ws_{E}) \cdot we_{E} + (rt_{D} = ws_{M}) \cdot we_{M} + (rt_{D} = ws_{W}) \cdot we_{W}) \cdot re2_{D}$$



## **Resolving Data Hazards By Bypassing**



3/5/2015

6.823 Spring 2015

## **Resolving Data Hazards By Bypassing**



**Bypass priority:** Bypass <sub>E->D</sub> > Bypass <sub>M->D</sub> > Bypass <sub>W->D</sub>

#### Control Hazard

- Next PC calculation depends on the instructions in the pipeline (ex: branches, exceptions)
- Solution1: stall
- Solution2: speculate

Guessed correctly  $\rightarrow$  do nothing

Guessed incorrectly  $\rightarrow$  kill and restart

# Quiz 1 Handout (HAL 180)

#### • HAL 180

- Use condition codes

Name	Description
Sign Flag (SF)	Stores 1 if the result of the last arithmetic or comparison
	instruction was negative, 0 if it was positive
Zero Flag (ZF)	Stores 1 if the result of the last arithmetic, logical, or
	comparison instruction was zero, and 0 if it was non-zero
	<i>comparison instruction</i> was zero, and 0 if it was non-zero

Table 1. HAL 180 status flags.

# Quiz 1 Handout (HAL 180)

• ISA

Instruction	Description	SF	ZF			
Arithmetic Instructions						
ADD <i>s1</i> , <i>s2</i>	$s1 \leftarrow s1 + s2$	W	W			
SUB <i>s1</i> , <i>s2</i>	$s1 \leftarrow s1 - s2$	W	W			
MUL <i>s1</i> , <i>s2</i>	$s1 \leftarrow s1 \times s2$	W	W			
Logical Instructions						
AND <i>s1</i> , <i>s2</i>	$s1 \leftarrow s1 \& s2$		W			
OR <i>s1</i> , <i>s2</i>	$s1 \leftarrow s1 \mid s2$		W			
XOR <i>s1</i> , <i>s2</i>	$s1 \leftarrow s1 \land s2$		W			
Comparison Instructions						
CMP s1, s2	$temp \leftarrow s1 - s2$	W	W			
Jump Instructions						
JMP target	jump to the address specified by target					
JL target	jump to target if $SF == 1$	R				
JG target	jump to <i>target</i> if $SF == 0$ and $ZF == 0$	R	R			
Memory Instructions						
LD <i>s1</i> , <i>s2</i>	$sl \leftarrow M[s2]$					
ST <i>s1</i> , <i>s2</i>	$M[s1] \leftarrow s2$					

 Table 2. HAL 180 instruction set.

## HAL 180: 6-stage Pipeline

