### 6.823 Computer System Architecture (2011F) 6823 Cache Coherence Protocol (directory-based)

#### **MSI:** {M, S, I}

- M: Modifiable, Exclusive copy, cannot be present in any other cache
- S: Shared copy, can also be present in other caches
- I: Not present in this cache, can be present in other caches

M > S > I

#### **Cache states:**

- c.state(a) : sibling info -M|S|I
- c.child[ $c_k$ ](a) : child  $c_k$  info M|S|I
- c.waitp(a) : Denotes if cache c is waiting for a response from its parent. If so, what type of response
  - Nothing means not waiting
  - Valid (M|S|I) means waiting for response to go to M or S or I as the case may be
- $\label{eq:cwaitc} c.waitc[c_k](a) \ : Denotes \ if \ cache \ c \ is \ waiting \ for \ a \ response \ from \ its \ child \ c_k. \ If \ so, \ what \ type \ of \ response$ 
  - Nothing | Valid (M|S|I)

## IsCompatible:

The states x, y of two sibling caches are compatible iff IsCompatible(x, y) is True where IsCompatible(M, M) = False IsCompatible(M, S) = False IsCompatible(S, M) = False All other cases = True

## Messages:

#### Parent to Child:

<c, a,="" m,="" m2c_req,="" y="">:</c,>	Parent m requesting a child c to downgrade the state of
	location a to y
<c, a,="" data="" m,="" m2c_rep,="" x,="" y,="">:</c,>	Parent m sending a notification to child c to upgrade the
	state of location <i>a</i> from x to y
Child to Parent:	
<m, a,="" c,="" c2m_req,="" y="">:</m,>	Child c requesting the parent m to upgrade the state of
	location a to y
<m, a,="" c,="" c2m_rep,="" data="" x,="" y,="">:</m,>	Child c sending a notification to parent m saying it has
	downgraded the state of location <i>a</i> from x to y

6.823 Handout 11 Last Updated: 11/28/2011

## **DataTransfer:**

*Child to Parent data transfer*: Downgrade of a child from M to S and M to I requires that the dirty data for that location also gets transferred to the parent

DataTransfer(M, S) = True DataTransfer(M, I) = True DataTransfer(S, I) = False

*Parent to child data transfer*: Upgrade initiated by the parent usually requires a data transfer except in the case of S to M because the child already has the data

DataTransfer(I, S) = TrueDataTransfer(I, M) = TrueDataTransfer(S, M) = False

## **Processor rules:**

#### Load-hit rule

inst is (Load a) & c.state(a) is S or M

 $\rightarrow$  p2m.deq; m2p.enq(c.data(a));

#### **Store-hit rule**

inst is (Store a v) & c.state(a) is M

 $\rightarrow$  p2m.deq; m2p.enq(Ack);



# **Types of Actions:**

c.data(a):=v;

A protocol specifies cache actions corresponding to each of these 8 requests and responses



Sending Requests		
1. Child sending Upgrade-to-y req	2. Parent sending downgrade to y req	
$\begin{array}{ll} (c.state(a) < y) \& (c.waitp(a) == Nothing) \\ \rightarrow & c.waitp(a) := Valid y; \\ & c2m.enq(); \end{array}$	$\begin{array}{ll} (\text{m.child}[i](a)>y) \& (\text{m.waitc}[i](a)==\text{Nothing}) \\ \rightarrow & \text{m.waitc}[i](a):=\text{Valid y}; \\ & \text{m2c.enq}(<\text{i, m, M2C}_{Req}, a, y>); \end{array}$	
Dequeuing Requests		
3. Child dequeuing Downgrade-to-y req	4. Parent dequeuing Upgrade-to-y req	
$(m2c.msg=) \& (c.state(a) \le y)$ $\rightarrow$ m2c.deq;	$(c2m.msg=) \& (m.child[c](a)\geq y) \rightarrow c2m.deq;$	
Sending Responses		
5. Child sending Downgrade-from-x-to-y	6. Parent sending Upgrade-from-x-to-y rep	
rep (c.state(a)=x) & (y <x) &="" (<math="">\forall i, c.child[i](a)≤y) → c.state(a):=y; c2m.enq(<m, a,="" c,="" c2m_rep,="" x,="" y,<br="">(if DataTransfer(x,y) then c.data(a) else _)&gt;);</m,></x)>	$\begin{array}{l} (\text{m.child}[c](a)=x) \& (y>x) \& (\text{m.state}(a)\geq y) \\ \& (\forall i\neq c, \text{ IsCompatible}(\text{m.child}[i](a),y)) \\ \rightarrow  \text{m.child}[c](a):=y; \\ m2c.enq(); \end{array}$	
Receiving Responses		
7. Child receiving Upgrade-from-x-to-y rep	8. Parent receiving Downgrade-from-x-to-y	
$\begin{array}{ll} m2c.msg=\\ \rightarrow \ m2c.deq;\\ if\ c.state(a)==x\ then\ \{\\ c.state(a):=y;\\ if\ DataTransfer(x,y)\ then\ c.data(a):=data;\\ if\ c.waitp(a)\leq (Valid\ y)\\ then\ c.waitp(a):=Nothing; \}\end{array}$	rep $c2m.msg=$ $\rightarrow c2m.deq;$ m.child[c](a):=y; if DataTransfer(x,y) then m.data(a):=data; if m.waitc[c](a) $\geq$ (Valid y) then m.waitc[c](a):=Nothing;	